JPS6138503B2 - - Google Patents

Info

Publication number
JPS6138503B2
JPS6138503B2 JP56126579A JP12657981A JPS6138503B2 JP S6138503 B2 JPS6138503 B2 JP S6138503B2 JP 56126579 A JP56126579 A JP 56126579A JP 12657981 A JP12657981 A JP 12657981A JP S6138503 B2 JPS6138503 B2 JP S6138503B2
Authority
JP
Japan
Prior art keywords
address
buffer
data
memory
write
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56126579A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5829186A (ja
Inventor
Hideki Nishimura
Hiroyuki Nishimura
Mikya Akagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56126579A priority Critical patent/JPS5829186A/ja
Priority to US06/294,121 priority patent/US4467414A/en
Priority to FR8116082A priority patent/FR2489021B1/fr
Publication of JPS5829186A publication Critical patent/JPS5829186A/ja
Publication of JPS6138503B2 publication Critical patent/JPS6138503B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3834—Maintaining memory consistency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
    • G06F12/0848—Partitioned cache, e.g. separate instruction and operand caches

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP56126579A 1980-08-22 1981-08-14 情報処理装置 Granted JPS5829186A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP56126579A JPS5829186A (ja) 1981-08-14 1981-08-14 情報処理装置
US06/294,121 US4467414A (en) 1980-08-22 1981-08-19 Cashe memory arrangement comprising a cashe buffer in combination with a pair of cache memories
FR8116082A FR2489021B1 (fr) 1980-08-22 1981-08-21 Agencement d'antememoires comprenant une antememoire tampon en combinaison avec une paire d'antememoires

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56126579A JPS5829186A (ja) 1981-08-14 1981-08-14 情報処理装置

Publications (2)

Publication Number Publication Date
JPS5829186A JPS5829186A (ja) 1983-02-21
JPS6138503B2 true JPS6138503B2 (enrdf_load_stackoverflow) 1986-08-29

Family

ID=14938659

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56126579A Granted JPS5829186A (ja) 1980-08-22 1981-08-14 情報処理装置

Country Status (1)

Country Link
JP (1) JPS5829186A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60181942A (ja) * 1984-02-29 1985-09-17 Fujitsu Ltd メモリ制御装置
US20070288725A1 (en) * 2006-06-07 2007-12-13 Luick David A A Fast and Inexpensive Store-Load Conflict Scheduling and Forwarding Mechanism

Also Published As

Publication number Publication date
JPS5829186A (ja) 1983-02-21

Similar Documents

Publication Publication Date Title
US5613071A (en) Method and apparatus for providing remote memory access in a distributed memory multiprocessor system
CA1284389C (en) Read in process memory apparatus
US4439829A (en) Data processing machine with improved cache memory management
US6167492A (en) Circuit and method for maintaining order of memory access requests initiated by devices coupled to a multiprocessor system
JPH0137773B2 (enrdf_load_stackoverflow)
JPS6135584B2 (enrdf_load_stackoverflow)
JPH06348598A (ja) データをキャッシュ・メモリに貯蔵するシステムおよび方法
JPS5821353B2 (ja) チヤネル対メモリ書込み装置
GB2242294A (en) Memory architecture using page mode writes and single level write buffering
EP1012734A1 (en) Address translation in computer bus bridge devices
US5034885A (en) Cache memory device with fast data-write capacity
JPH0319976B2 (enrdf_load_stackoverflow)
EP0173909B1 (en) Look-aside buffer least recently used marker controller
JPS6126702B2 (enrdf_load_stackoverflow)
JPS6138503B2 (enrdf_load_stackoverflow)
JPH1091521A (ja) 二重ディレクトリー仮想キャッシュ及びその制御方法
US4695947A (en) Virtual address system having fixed common bus cycles
GB2090681A (en) Data processing machine with split-cycle cache memory management
JPH07234819A (ja) キャッシュメモリ
JP3784932B2 (ja) チャネル装置制御方法
JPS6329297B2 (enrdf_load_stackoverflow)
JP3287239B2 (ja) 階層キャッシュメモリとそのステート遷移制御方法
JP2703255B2 (ja) キャッシュメモリ書込み装置
JPH04353949A (ja) キャッシュメモリ制御方式
EP0460852A2 (en) System for maintaining data coherency between main and cache memories