JPS6137655B2 - - Google Patents
Info
- Publication number
- JPS6137655B2 JPS6137655B2 JP54025281A JP2528179A JPS6137655B2 JP S6137655 B2 JPS6137655 B2 JP S6137655B2 JP 54025281 A JP54025281 A JP 54025281A JP 2528179 A JP2528179 A JP 2528179A JP S6137655 B2 JPS6137655 B2 JP S6137655B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- segment
- intra
- boundary
- information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000001514 detection method Methods 0.000 claims description 8
- 238000006243 chemical reaction Methods 0.000 claims description 7
- 230000004044 response Effects 0.000 claims description 2
- 230000008859 change Effects 0.000 description 8
- 238000000034 method Methods 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 230000011218 segmentation Effects 0.000 description 1
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2528179A JPS55117781A (en) | 1979-03-05 | 1979-03-05 | High-speed address converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2528179A JPS55117781A (en) | 1979-03-05 | 1979-03-05 | High-speed address converter |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55117781A JPS55117781A (en) | 1980-09-10 |
JPS6137655B2 true JPS6137655B2 (enrdf_load_html_response) | 1986-08-25 |
Family
ID=12161632
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2528179A Granted JPS55117781A (en) | 1979-03-05 | 1979-03-05 | High-speed address converter |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55117781A (enrdf_load_html_response) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59124077A (ja) * | 1982-12-28 | 1984-07-18 | フランス国 | プロセツサ又はマイクロプロセツサのメモリ管理システム |
JPS62237547A (ja) * | 1986-04-09 | 1987-10-17 | Hitachi Ltd | アドレス変換方式 |
-
1979
- 1979-03-05 JP JP2528179A patent/JPS55117781A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS55117781A (en) | 1980-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4835734A (en) | Address translation apparatus | |
US4145738A (en) | Plural virtual address space processing system | |
US5721874A (en) | Configurable cache with variable, dynamically addressable line sizes | |
US5301328A (en) | System and method for shadowing and re-mapping reserved memory in a microcomputer | |
US4157586A (en) | Technique for performing partial stores in store-thru memory configuration | |
GB1495332A (en) | Memory having non-fixed relationships between addresses and storage locations | |
JPS59114658A (ja) | デ−タ記憶空間の管理方法 | |
GB1311997A (en) | Data processing memory systems | |
US4059850A (en) | Memory system word group priority device with least-recently used criterion | |
JPH0341859B2 (enrdf_load_html_response) | ||
US5749093A (en) | Enhanced information processing system using cache memory indication during DMA accessing | |
JPS6137655B2 (enrdf_load_html_response) | ||
EP0175398A2 (en) | Data processing system comprising a memory access controller which is provided for combining descriptor bits of different descriptors associated with virtual addresses | |
JPS6046447B2 (ja) | トラツクバツフアメモリ方式 | |
US6718453B2 (en) | Apparatus and method for a channel adapter non-contiguous translation protection table | |
KR880011663A (ko) | 메모리 관리장치와 이 장치에서 사용하기 위한 방법 및 이 장치를 가지고 있는 시스템 | |
EP0108651A2 (en) | Dynamic addressing for variable track length cache memory | |
GB2221066A (en) | Address translation for I/O controller | |
JP2002132548A (ja) | 記憶装置および方法 | |
EP0038703A2 (en) | Solid state data acquisition and data retrieval system | |
JPH05108477A (ja) | メモリアクセス方式 | |
JP3190661B2 (ja) | 情報処理システム | |
JPS6349771Y2 (enrdf_load_html_response) | ||
EP0424889A2 (en) | A memory management system for reallocating memory space based on data set in registers | |
JPH01166148A (ja) | メモリアクセス装置 |