JPS6131494B2 - - Google Patents
Info
- Publication number
- JPS6131494B2 JPS6131494B2 JP56159059A JP15905981A JPS6131494B2 JP S6131494 B2 JPS6131494 B2 JP S6131494B2 JP 56159059 A JP56159059 A JP 56159059A JP 15905981 A JP15905981 A JP 15905981A JP S6131494 B2 JPS6131494 B2 JP S6131494B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- main memory
- register
- contents
- memory space
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56159059A JPS5860496A (ja) | 1981-10-06 | 1981-10-06 | 主記憶装置の裏番地のアクセス方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56159059A JPS5860496A (ja) | 1981-10-06 | 1981-10-06 | 主記憶装置の裏番地のアクセス方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5860496A JPS5860496A (ja) | 1983-04-09 |
JPS6131494B2 true JPS6131494B2 (enrdf_load_html_response) | 1986-07-21 |
Family
ID=15685317
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56159059A Granted JPS5860496A (ja) | 1981-10-06 | 1981-10-06 | 主記憶装置の裏番地のアクセス方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5860496A (enrdf_load_html_response) |
-
1981
- 1981-10-06 JP JP56159059A patent/JPS5860496A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5860496A (ja) | 1983-04-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4414627A (en) | Main memory control system | |
US4368532A (en) | Memory checking method | |
US3699528A (en) | Address manipulation circuitry for a digital computer | |
US4985826A (en) | Method and device to execute two instruction sequences in an order determined in advance | |
KR19990071604A (ko) | 램구성내의정보를판독하고복원하기위한처리시스템및방법 | |
IE61306B1 (en) | Method and device to execute two instruction sequences in an order determined in advance | |
JPS6131494B2 (enrdf_load_html_response) | ||
JPS601655B2 (ja) | デ−タプリフェツチ方式 | |
JPH0821009B2 (ja) | チャネル制御装置のイニシャライズ方法及びそのイニシャライズのためのシステム | |
JP2716563B2 (ja) | データ書込み制御方式 | |
JPH04365170A (ja) | ディジタル信号処理用半導体集積回路装置 | |
JP2573711B2 (ja) | マイクロサブルーチン制御方式 | |
JPS6111864A (ja) | デ−タ処理方式 | |
JP2767818B2 (ja) | シーケンサの数値模擬動作方法 | |
JPS5931148B2 (ja) | デ−タ処理装置 | |
JP2961781B2 (ja) | データ処理装置 | |
JP2718676B2 (ja) | 仮想記憶ダンプ処理方法 | |
JPS6020779B2 (ja) | 複合形電子計算機システム | |
JPS58154043A (ja) | 情報処理装置 | |
JP2845746B2 (ja) | マイクロプログラム制御装置 | |
JP3217815B2 (ja) | アドレス変換方式 | |
JPS59139199A (ja) | 記憶保護方式 | |
JPS59106017A (ja) | 入出力制御装置の制御メモリの内容を検査する方法 | |
JPH0234058B2 (enrdf_load_html_response) | ||
JPS6051736B2 (ja) | 情報処理装置 |