JPS6127936B2 - - Google Patents

Info

Publication number
JPS6127936B2
JPS6127936B2 JP13015576A JP13015576A JPS6127936B2 JP S6127936 B2 JPS6127936 B2 JP S6127936B2 JP 13015576 A JP13015576 A JP 13015576A JP 13015576 A JP13015576 A JP 13015576A JP S6127936 B2 JPS6127936 B2 JP S6127936B2
Authority
JP
Japan
Prior art keywords
signal
data
frame
circuit
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP13015576A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5354915A (en
Inventor
Takashi Inada
Ryoichi Chiba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP13015576A priority Critical patent/JPS5354915A/ja
Publication of JPS5354915A publication Critical patent/JPS5354915A/ja
Publication of JPS6127936B2 publication Critical patent/JPS6127936B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L7/042—Detectors therefor, e.g. correlators, state machines

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
JP13015576A 1976-10-29 1976-10-29 Multiple signal demodulation system Granted JPS5354915A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13015576A JPS5354915A (en) 1976-10-29 1976-10-29 Multiple signal demodulation system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13015576A JPS5354915A (en) 1976-10-29 1976-10-29 Multiple signal demodulation system

Publications (2)

Publication Number Publication Date
JPS5354915A JPS5354915A (en) 1978-05-18
JPS6127936B2 true JPS6127936B2 (en, 2012) 1986-06-27

Family

ID=15027294

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13015576A Granted JPS5354915A (en) 1976-10-29 1976-10-29 Multiple signal demodulation system

Country Status (1)

Country Link
JP (1) JPS5354915A (en, 2012)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6354834U (en, 2012) * 1986-09-29 1988-04-13

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0787054A (ja) * 1993-09-10 1995-03-31 Nec Corp インタフェース装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6354834U (en, 2012) * 1986-09-29 1988-04-13

Also Published As

Publication number Publication date
JPS5354915A (en) 1978-05-18

Similar Documents

Publication Publication Date Title
US4160240A (en) Binary digital pager having an eight function code read-out
US4232388A (en) Method and means for encoding and decoding digital data
US4307381A (en) Method and means for encoding and decoding digital data
US4532557A (en) Synchronous programmable parallel-to-serial data converter and a programmable longitudinal time code generator utilizing the converter
US3793488A (en) Data communication system with addressable terminals
ES442866A1 (es) Perfeccionamientos en sistemas multiplex de division de tiempos.
US4551720A (en) Packet switching system
JPS6127936B2 (en, 2012)
JPS58137344A (ja) ル−ト識別信号発生回路
US3816764A (en) Binary sequence generator
JP2786170B2 (ja) フレームデータ変換回路
EP0409168B1 (en) Elastic store memory circuit
JPS57197961A (en) Conversion system for image data
US3336578A (en) Detector of aperiodic diphase marker pulses
KR920005112A (ko) 디지틀신호기록방법
US4488295A (en) Alarm immune program signal
US3987437A (en) Key switch signal multiplexer circuit
JP2594765B2 (ja) 時分割多重回路
SU628629A1 (ru) Устройство цикловой синхронизации
SU608184A1 (ru) Устройство дл отображени информации
JP2548709B2 (ja) 多重フレ−ムアライナ
SU750749A1 (ru) Формирователь кодовых комбинаций
KR910007307A (ko) 통신제어장치
SU866772A1 (ru) Устройство дл цикловой синхронизации
JPS60500696A (ja) 時多重伝送のための２進デ−タのコ−ド変換法及びデバイス