JPS61271557A - インタフエ−ス補助装置 - Google Patents
インタフエ−ス補助装置Info
- Publication number
- JPS61271557A JPS61271557A JP11445985A JP11445985A JPS61271557A JP S61271557 A JPS61271557 A JP S61271557A JP 11445985 A JP11445985 A JP 11445985A JP 11445985 A JP11445985 A JP 11445985A JP S61271557 A JPS61271557 A JP S61271557A
- Authority
- JP
- Japan
- Prior art keywords
- data
- computer
- terminal device
- signal
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000006870 function Effects 0.000 claims abstract description 17
- 230000004044 response Effects 0.000 claims description 11
- 230000005540 biological transmission Effects 0.000 claims description 5
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 5
- 230000000295 complement effect Effects 0.000 claims description 2
- 238000000034 method Methods 0.000 description 4
- 230000003111 delayed effect Effects 0.000 description 2
- 210000002925 A-like Anatomy 0.000 description 1
- 101150043088 DMA1 gene Proteins 0.000 description 1
- 239000013256 coordination polymer Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
Landscapes
- Information Transfer Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11445985A JPS61271557A (ja) | 1985-05-28 | 1985-05-28 | インタフエ−ス補助装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11445985A JPS61271557A (ja) | 1985-05-28 | 1985-05-28 | インタフエ−ス補助装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61271557A true JPS61271557A (ja) | 1986-12-01 |
| JPH0574865B2 JPH0574865B2 (enExample) | 1993-10-19 |
Family
ID=14638262
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11445985A Granted JPS61271557A (ja) | 1985-05-28 | 1985-05-28 | インタフエ−ス補助装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61271557A (enExample) |
-
1985
- 1985-05-28 JP JP11445985A patent/JPS61271557A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0574865B2 (enExample) | 1993-10-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR900007564B1 (ko) | 동적 버스를 갖는 데이터 처리기 | |
| JP2573566B2 (ja) | バスコンバータ | |
| EP0009678B1 (en) | Computer input/output apparatus | |
| US4271466A (en) | Direct memory access control system with byte/word control of data bus | |
| US5890012A (en) | System for programming peripheral with address and direction information and sending the information through data bus or control line when DMA controller asserts data knowledge line | |
| EP0141742A2 (en) | Buffer system for input/output portion of digital data processing system | |
| US4729090A (en) | DMA system employing plural bus request and grant signals for improving bus data transfer speed | |
| JPS6054063A (ja) | デ−タ転送システム | |
| JPH0429102B2 (enExample) | ||
| US4365296A (en) | System for controlling the duration of the time interval between blocks of data in a computer-to-computer communication system | |
| JPS6111873A (ja) | 16ビツトマイクロプロセツサによる8ビツトおよび16ビツトの各周辺装置へのアクセス方法 | |
| JPS61271557A (ja) | インタフエ−ス補助装置 | |
| JP2019185544A (ja) | 半導体装置およびufsシステム | |
| KR950009576B1 (ko) | 버스 인터페이스 장치 | |
| JP2574821B2 (ja) | ダイレクトメモリアクセス・コントローラ | |
| JPS61123244A (ja) | デ−タ通信処理装置 | |
| JP2588514Y2 (ja) | 通信制御装置 | |
| JP2803270B2 (ja) | Scsiホストアダプタ回路 | |
| JPS6049465A (ja) | マイクロコンピユ−タ間のデ−タ転送方法 | |
| JPS6235148B2 (enExample) | ||
| JPH02144653A (ja) | データ処理装置 | |
| JPH0395652A (ja) | 二重化システム用記憶装置 | |
| JPH0330899B2 (enExample) | ||
| JPH01177651A (ja) | マイクロプログラム制御回路 | |
| JPH01191248A (ja) | チャネル制御装置によるエラー・リトライ方式 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| EXPY | Cancellation because of completion of term |