JPS6126700B2 - - Google Patents
Info
- Publication number
- JPS6126700B2 JPS6126700B2 JP56028452A JP2845281A JPS6126700B2 JP S6126700 B2 JPS6126700 B2 JP S6126700B2 JP 56028452 A JP56028452 A JP 56028452A JP 2845281 A JP2845281 A JP 2845281A JP S6126700 B2 JPS6126700 B2 JP S6126700B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- memory
- series
- register
- cpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 34
- 238000000034 method Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 5
- 230000006378 damage Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000009931 harmful effect Effects 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Microcomputers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56028452A JPS57143654A (en) | 1981-03-02 | 1981-03-02 | Memory sequence extending circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56028452A JPS57143654A (en) | 1981-03-02 | 1981-03-02 | Memory sequence extending circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57143654A JPS57143654A (en) | 1982-09-04 |
JPS6126700B2 true JPS6126700B2 (sv) | 1986-06-21 |
Family
ID=12249051
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56028452A Granted JPS57143654A (en) | 1981-03-02 | 1981-03-02 | Memory sequence extending circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57143654A (sv) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3586557D1 (de) * | 1984-10-26 | 1992-10-01 | Ibm | Datenverarbeitungsvorrichtung mit festem adressraum und variablem speicher. |
JPS61160162A (ja) * | 1985-01-07 | 1986-07-19 | Meidensha Electric Mfg Co Ltd | メモリのペ−ジ方式 |
JPS61211750A (ja) * | 1985-03-15 | 1986-09-19 | Nec Corp | メモリバンク切替え確認方式 |
-
1981
- 1981-03-02 JP JP56028452A patent/JPS57143654A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57143654A (en) | 1982-09-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4964038A (en) | Data processing system having automatic address allocation arrangements for addressing interface cards | |
US5040153A (en) | Addressing multiple types of memory devices | |
JPH0317133B2 (sv) | ||
EP0182044A2 (en) | Initialization apparatus for a data processing system with a plurality of input/output and storage controller connected to a common bus. | |
EP0182126A2 (en) | Directing storage requests during master mode operation | |
EP0265575A1 (en) | Data processing system having automatic address allocation arrangements for addressing interface cards | |
JPS6126700B2 (sv) | ||
EP0287600B1 (en) | Method and device to execute two instruction sequences in an order determined in advance | |
US5168558A (en) | Apparatus and method for providing distributed control in a main memory unit of a data processing system | |
JPH0562380B2 (sv) | ||
US4954946A (en) | Apparatus and method for providing distribution control in a main memory unit of a data processing system | |
US5561813A (en) | Circuit for resolving I/O port address conflicts | |
JP2968636B2 (ja) | マイクロコンピュータ | |
JP3222647B2 (ja) | メモリバンク自動切替システム | |
JP3441944B2 (ja) | シーケンシャルアクセス型半導体メモリ装置 | |
JP2632859B2 (ja) | メモリアクセス制御回路 | |
SU1500662A1 (ru) | Запоминающее устройство | |
JP2758745B2 (ja) | 記憶回路 | |
RU2020563C1 (ru) | Устройство для распределения данных при параллельном копировании информации | |
JPH02302855A (ja) | メモリ制御装置 | |
JPH02214958A (ja) | プロセツサのポートを拡張するためにそのプロセツサへ結合される装置 | |
JPH08235054A (ja) | 共有メモリ | |
JPS59231665A (ja) | デイスク制御装置 | |
JP2000207235A (ja) | 情報処理装置 | |
JPH01287741A (ja) | レジスタ・アクセス方式 |