JPS6125178B2 - - Google Patents

Info

Publication number
JPS6125178B2
JPS6125178B2 JP54080817A JP8081779A JPS6125178B2 JP S6125178 B2 JPS6125178 B2 JP S6125178B2 JP 54080817 A JP54080817 A JP 54080817A JP 8081779 A JP8081779 A JP 8081779A JP S6125178 B2 JPS6125178 B2 JP S6125178B2
Authority
JP
Japan
Prior art keywords
memory
line
read
processors
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54080817A
Other languages
English (en)
Japanese (ja)
Other versions
JPS567161A (en
Inventor
Tadaaki Bando
Yasushi Fukunaga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP8081779A priority Critical patent/JPS567161A/ja
Publication of JPS567161A publication Critical patent/JPS567161A/ja
Publication of JPS6125178B2 publication Critical patent/JPS6125178B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Memory System (AREA)
JP8081779A 1979-06-28 1979-06-28 Memory interface device Granted JPS567161A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8081779A JPS567161A (en) 1979-06-28 1979-06-28 Memory interface device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8081779A JPS567161A (en) 1979-06-28 1979-06-28 Memory interface device

Publications (2)

Publication Number Publication Date
JPS567161A JPS567161A (en) 1981-01-24
JPS6125178B2 true JPS6125178B2 (OSRAM) 1986-06-14

Family

ID=13728996

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8081779A Granted JPS567161A (en) 1979-06-28 1979-06-28 Memory interface device

Country Status (1)

Country Link
JP (1) JPS567161A (OSRAM)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57143658A (en) * 1981-03-02 1982-09-04 Nec Corp Microcomputer compounding system
DE3151120C2 (de) * 1981-12-23 1983-12-01 Siemens AG, 1000 Berlin und 8000 München Datenverarbeitungsanlage mit Arbeitsspeicher und mehreren in Serie geschalteten Prozessoren
NO173304C (no) * 1984-12-20 1993-11-24 Honeywell Inc Dobbelt buss-system
JPS63257051A (ja) * 1987-04-15 1988-10-24 Hitachi Ltd マルチコンピユ−タシステム

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4034347A (en) * 1975-08-08 1977-07-05 Bell Telephone Laboratories, Incorporated Method and apparatus for controlling a multiprocessor system

Also Published As

Publication number Publication date
JPS567161A (en) 1981-01-24

Similar Documents

Publication Publication Date Title
JP2575557B2 (ja) スーパーコンピユータシステム
US4881163A (en) Computer system architecture employing cache data line move-out queue buffer
US3940743A (en) Interconnecting unit for independently operable data processing systems
US5398211A (en) Structure and method for providing prioritized arbitration in a dual port memory
US4181974A (en) System providing multiple outstanding information requests
US4282572A (en) Multiprocessor memory access system
US5136500A (en) Multiple shared memory arrangement wherein multiple processors individually and concurrently access any one of plural memories
US4236203A (en) System providing multiple fetch bus cycle operation
EP0347929A2 (en) Parallel processor
US4245299A (en) System providing adaptive response in information requesting unit
US5367701A (en) Partitionable data processing system maintaining access to all main storage units after being partitioned
US6282144B1 (en) Multi-ported memory with asynchronous and synchronous protocol
US5627968A (en) Data transfer apparatus which allows data to be transferred between data devices without accessing a shared memory
JPS6125178B2 (OSRAM)
US5408612A (en) Microprocessor system for selectively accessing a processor internal register when the processor has control of the bus and partial address identifying the register
JPS5930292B2 (ja) ソウチカンケツゴウホウシキ
JPH0227696B2 (ja) Johoshorisochi
JPH0330175B2 (OSRAM)
JPH07319829A (ja) データ転送方法
EP0284094B1 (en) Tandem priority resolver
EP0927935A1 (en) Memory structure with groups of memory banks and serializing means
JPH01118941A (ja) メモリアクセス制御方式
EP0341061B1 (en) Data processing system with memory-access priority control
JP2625145B2 (ja) メモリアクセス制御装置
JP2505021B2 (ja) 主記憶制御装置