JPS6125176B2 - - Google Patents

Info

Publication number
JPS6125176B2
JPS6125176B2 JP55187139A JP18713980A JPS6125176B2 JP S6125176 B2 JPS6125176 B2 JP S6125176B2 JP 55187139 A JP55187139 A JP 55187139A JP 18713980 A JP18713980 A JP 18713980A JP S6125176 B2 JPS6125176 B2 JP S6125176B2
Authority
JP
Japan
Prior art keywords
address
address space
space
virtual
primary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55187139A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57109178A (en
Inventor
Masami Nomura
Masaharu Kitaoka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55187139A priority Critical patent/JPS57109178A/ja
Publication of JPS57109178A publication Critical patent/JPS57109178A/ja
Publication of JPS6125176B2 publication Critical patent/JPS6125176B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0284—Multiple user address space allocation, e.g. using different base addresses

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP55187139A 1980-12-25 1980-12-25 Virtual computer system Granted JPS57109178A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55187139A JPS57109178A (en) 1980-12-25 1980-12-25 Virtual computer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55187139A JPS57109178A (en) 1980-12-25 1980-12-25 Virtual computer system

Publications (2)

Publication Number Publication Date
JPS57109178A JPS57109178A (en) 1982-07-07
JPS6125176B2 true JPS6125176B2 (US07923587-20110412-C00001.png) 1986-06-14

Family

ID=16200801

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55187139A Granted JPS57109178A (en) 1980-12-25 1980-12-25 Virtual computer system

Country Status (1)

Country Link
JP (1) JPS57109178A (US07923587-20110412-C00001.png)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62196576U (US07923587-20110412-C00001.png) * 1986-06-02 1987-12-14
JPS6480593A (en) * 1987-09-24 1989-03-27 Ookurasho Insatsu Kyokucho Card

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62196576U (US07923587-20110412-C00001.png) * 1986-06-02 1987-12-14
JPS6480593A (en) * 1987-09-24 1989-03-27 Ookurasho Insatsu Kyokucho Card

Also Published As

Publication number Publication date
JPS57109178A (en) 1982-07-07

Similar Documents

Publication Publication Date Title
EP0007003B1 (en) Data processing apparatus including address translation apparatus
ES459518A1 (es) Mejoras en sistemas de tratamiento de espacios de direccion virtual plural para sistemas de tratamiento de datos.
KR950033840A (ko) 다중 페이지 크기를 지원하는 가상메모리 컴퓨터시스템에 대한 논리적 주소지정가능 실제메모리
EP0115179A3 (en) Virtual memory address translation mechanism with combined hash address table and inverted page table
JPS61141055A (ja) 情報処理装置のアドレス変換方式
JPH0778767B2 (ja) アドレス指定方法及び手段
JP2615103B2 (ja) 仮想計算機システム
JPH0658649B2 (ja) 仮想記憶装置における領域管理方法
US4811206A (en) Data processing system with overlapped address translation and address computation
JPS6125176B2 (US07923587-20110412-C00001.png)
JPH0195347A (ja) アドレス変換方式
JPH04363735A (ja) 命令処理装置
JP2933628B2 (ja) 主記憶装置管理方法および計算機システム
JPS6273347A (ja) アドレス変換装置
JP2807468B2 (ja) 翻訳用辞書情報表示装置
JPH0812640B2 (ja) アドレス変換方法および装置
JPH0118465B2 (US07923587-20110412-C00001.png)
JPS6059449A (ja) プログラマブルコントロ−ラ
JPS61204752A (ja) アドレス変換方式
KR20240128283A (ko) 페이지 사이즈를 고려한 메모리 할당을 수행하는 메모리 관리 시스템 및 메모리 관리 방법
JPS6269341A (ja) 仮想計算機システム
JPS62125438A (ja) 仮想入出力装置
JPH0517583B2 (US07923587-20110412-C00001.png)
JPH0254352A (ja) 仮想記憶システムにおけるデータ転送方式
JPS5953633B2 (ja) 計算機システム