JPS6123896B2 - - Google Patents
Info
- Publication number
- JPS6123896B2 JPS6123896B2 JP14774177A JP14774177A JPS6123896B2 JP S6123896 B2 JPS6123896 B2 JP S6123896B2 JP 14774177 A JP14774177 A JP 14774177A JP 14774177 A JP14774177 A JP 14774177A JP S6123896 B2 JPS6123896 B2 JP S6123896B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- stage
- output
- carry
- preset
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000007796 conventional method Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
- H03K23/665—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by presetting
Landscapes
- Manipulation Of Pulses (AREA)
- Electric Clocks (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14774177A JPS5480660A (en) | 1977-12-10 | 1977-12-10 | Frequency demultiplication circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14774177A JPS5480660A (en) | 1977-12-10 | 1977-12-10 | Frequency demultiplication circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5480660A JPS5480660A (en) | 1979-06-27 |
JPS6123896B2 true JPS6123896B2 (en, 2012) | 1986-06-07 |
Family
ID=15437085
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14774177A Granted JPS5480660A (en) | 1977-12-10 | 1977-12-10 | Frequency demultiplication circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5480660A (en, 2012) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20230113270A (ko) * | 2021-01-27 | 2023-07-28 | 가부시키가이샤 산샤덴키세이사쿠쇼 | 전원 시스템 및 전원 유닛 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5726931A (en) * | 1980-07-24 | 1982-02-13 | Nec Corp | Programmable counter |
-
1977
- 1977-12-10 JP JP14774177A patent/JPS5480660A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20230113270A (ko) * | 2021-01-27 | 2023-07-28 | 가부시키가이샤 산샤덴키세이사쿠쇼 | 전원 시스템 및 전원 유닛 |
Also Published As
Publication number | Publication date |
---|---|
JPS5480660A (en) | 1979-06-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4325031A (en) | Divider with dual modulus prescaler for phase locked loop frequency synthesizer | |
US4354124A (en) | Digital phase comparator circuit | |
GB1152367A (en) | Integrated Electronic Circuit | |
JPH04503135A (ja) | 高速プリスケーラ | |
US5339345A (en) | Frequency divider circuit | |
JPS6123896B2 (en, 2012) | ||
JPS6129577B2 (en, 2012) | ||
JPS6130451B2 (en, 2012) | ||
US6567494B2 (en) | Method for dividing the frequency of a clock signal and frequency divider circuit for implementing the method | |
JPS6129175B2 (en, 2012) | ||
JPH06303134A (ja) | Pll回路 | |
JP3130592B2 (ja) | 二相クロック発生回路 | |
CN114726367B (zh) | 一种基于门控的低抖动时钟分频电路及控制方法 | |
JPH0362611A (ja) | クロック発生回路 | |
KR910003755Y1 (ko) | 프로그램 가능한 주파수 분주회로 | |
AU539464B2 (en) | Divider with dual modulus prescaler | |
JPS62107A (ja) | 半導体装置 | |
JPH05268020A (ja) | クロック切換回路 | |
KR100194952B1 (ko) | 동적 디형 듀얼 모서리 트리거 플립플롭 회로 | |
EP1351395A3 (en) | Resetable cascadable divide-by-two circuit | |
JPS6342599Y2 (en, 2012) | ||
JPH03227121A (ja) | 分周回路 | |
JPH0447712A (ja) | 分周回路 | |
JPS6326565B2 (en, 2012) | ||
JPH03117208A (ja) | データ保持回路 |