JPS61216050A - 主記憶ロツク制御方式 - Google Patents

主記憶ロツク制御方式

Info

Publication number
JPS61216050A
JPS61216050A JP2562185A JP2562185A JPS61216050A JP S61216050 A JPS61216050 A JP S61216050A JP 2562185 A JP2562185 A JP 2562185A JP 2562185 A JP2562185 A JP 2562185A JP S61216050 A JPS61216050 A JP S61216050A
Authority
JP
Japan
Prior art keywords
lock
access
main memory
unlock
processing unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2562185A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0414369B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Takashi Chiba
隆 千葉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP2562185A priority Critical patent/JPS61216050A/ja
Publication of JPS61216050A publication Critical patent/JPS61216050A/ja
Publication of JPH0414369B2 publication Critical patent/JPH0414369B2/ja
Granted legal-status Critical Current

Links

JP2562185A 1985-02-13 1985-02-13 主記憶ロツク制御方式 Granted JPS61216050A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2562185A JPS61216050A (ja) 1985-02-13 1985-02-13 主記憶ロツク制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2562185A JPS61216050A (ja) 1985-02-13 1985-02-13 主記憶ロツク制御方式

Publications (2)

Publication Number Publication Date
JPS61216050A true JPS61216050A (ja) 1986-09-25
JPH0414369B2 JPH0414369B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-03-12

Family

ID=12170949

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2562185A Granted JPS61216050A (ja) 1985-02-13 1985-02-13 主記憶ロツク制御方式

Country Status (1)

Country Link
JP (1) JPS61216050A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60132263A (ja) * 1983-12-21 1985-07-15 Hitachi Ltd 記憶制御方式

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60132263A (ja) * 1983-12-21 1985-07-15 Hitachi Ltd 記憶制御方式

Also Published As

Publication number Publication date
JPH0414369B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-03-12

Similar Documents

Publication Publication Date Title
US7249270B2 (en) Method and apparatus for placing at least one processor into a power saving mode when another processor has access to a shared resource and exiting the power saving mode upon notification that the shared resource is no longer required by the other processor
US5579505A (en) Memory access system and method for granting or preventing atomic or nonatomic memory access requests to shared memory regions
US8069353B2 (en) Low-latency data decryption interface
JP2000010942A (ja) マルチプロセッサ・システム
JP2002182976A (ja) マルチプロセッサ・システムにおけるメモリ・アクセスの動的直列化
JP2539352B2 (ja) 階層型多重計算機システム
US6065071A (en) Method and apparatus for trapping unimplemented operations in input/output devices
US5339397A (en) Hardware primary directory lock
US6883077B2 (en) Cache control device and method with TLB search before key receipt
JP2010079765A (ja) 情報処理装置
US20020078309A1 (en) Apparatus for associating cache memories with processors within a multiprocessor data processing system
EP0159712A2 (en) Control means in a digital computer
JPS61216050A (ja) 主記憶ロツク制御方式
US6366946B1 (en) Critical code processing management
US6430639B1 (en) Minimizing use of bus command code points to request the start and end of a lock
JPH04291660A (ja) プロセッサ間通信方法およびそのための並列プロセッサ
JP2004062910A (ja) マルチコアプロセッサにセマフォを具現化し、共通資源へのアクセスを制御する方法
US8719512B2 (en) System controller, information processing system, and access processing method
US6981108B1 (en) Method for locking shared resources connected by a PCI bus
JP3093609B2 (ja) キャッシュメモリの記憶一致制御装置及び方法
JP2637320B2 (ja) バッファ記憶制御方式
JP2000187652A (ja) マルチプロセッサシステム
US7249245B2 (en) Globally observing load operations prior to fence instruction and post-serialization modes
JPS6153747B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2844679B2 (ja) アクセス制御方法及び情報処理装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees