JPS61205194U - - Google Patents

Info

Publication number
JPS61205194U
JPS61205194U JP8976885U JP8976885U JPS61205194U JP S61205194 U JPS61205194 U JP S61205194U JP 8976885 U JP8976885 U JP 8976885U JP 8976885 U JP8976885 U JP 8976885U JP S61205194 U JPS61205194 U JP S61205194U
Authority
JP
Japan
Prior art keywords
connector
motherboard
cable
boards
sub
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8976885U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP8976885U priority Critical patent/JPS61205194U/ja
Publication of JPS61205194U publication Critical patent/JPS61205194U/ja
Pending legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の原理斜視図、第2図は本考案
により一実施例を示す説明図で、aは斜視図、b
は側面図、第3図は本考案による他の実施例の斜
視図、第4図は従来の説明図で、aは斜視図、b
は側面図を示す。 図において、1はマザーボード、2はサブボー
ド、3は電子部品、4は第1のコネクタ、5は第
2のコネクタ、6は第3のコネクタ、7は第1の
ケーブル、8は第2のケーブルを示す。
Fig. 1 is a perspective view of the principle of the present invention, Fig. 2 is an explanatory diagram showing an embodiment of the invention, a is a perspective view, b
3 is a side view, FIG. 3 is a perspective view of another embodiment of the present invention, and FIG. 4 is a conventional explanatory view, a is a perspective view, and b is a perspective view.
shows a side view. In the figure, 1 is the motherboard, 2 is the subboard, 3 is the electronic component, 4 is the first connector, 5 is the second connector, 6 is the third connector, 7 is the first cable, and 8 is the second connector. Cable shown.

Claims (1)

【実用新案登録請求の範囲】 電子部品3が実装された複数のサブボード2と
、 該サブボード2が第1のコネクタ4を介して接
続されるよう係止されたマザーボード1と、 該マザーボード1に固着された第2のコネクタ
5と、 該第2のコネクタ5に接続される第1のケーブ
ル7とを備えた実装構造であつて、 前記マザーボード1の外形より前記サブボード
2を突出させて突出部2Aを形成すると共に、 該突出部2Aには前記第1のコネクタ4に併設
して、第2のケーブル8が接続される第3のコネ
クタ6が設けられて成ることを特徴とする実装構
造。
[Claims for Utility Model Registration] A plurality of sub-boards 2 on which electronic components 3 are mounted; a motherboard 1 to which the sub-boards 2 are connected via a first connector 4; and a motherboard 1. A mounting structure comprising a second connector 5 fixed to the motherboard 5 and a first cable 7 connected to the second connector 5, the subboard 2 protruding from the outer shape of the motherboard 1. A mounting characterized in that a protruding portion 2A is formed, and a third connector 6 to which a second cable 8 is connected is provided on the protruding portion 2A in parallel to the first connector 4. structure.
JP8976885U 1985-06-14 1985-06-14 Pending JPS61205194U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8976885U JPS61205194U (en) 1985-06-14 1985-06-14

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8976885U JPS61205194U (en) 1985-06-14 1985-06-14

Publications (1)

Publication Number Publication Date
JPS61205194U true JPS61205194U (en) 1986-12-24

Family

ID=30644158

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8976885U Pending JPS61205194U (en) 1985-06-14 1985-06-14

Country Status (1)

Country Link
JP (1) JPS61205194U (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06181372A (en) * 1992-12-15 1994-06-28 Mitsubishi Electric Corp Printed-substrate mounting method
WO2010010625A1 (en) * 2008-07-25 2010-01-28 富士通株式会社 Electronic device and substrate unit
JP2010027705A (en) * 2008-07-16 2010-02-04 Alaxala Networks Corp Electronic device
JP2011146470A (en) * 2010-01-13 2011-07-28 Alaxala Networks Corp Electronic device
JP2012138642A (en) * 2012-04-23 2012-07-19 Fujitsu Ltd Electronic apparatus and substrate unit

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06181372A (en) * 1992-12-15 1994-06-28 Mitsubishi Electric Corp Printed-substrate mounting method
JP2010027705A (en) * 2008-07-16 2010-02-04 Alaxala Networks Corp Electronic device
WO2010010625A1 (en) * 2008-07-25 2010-01-28 富士通株式会社 Electronic device and substrate unit
JPWO2010010625A1 (en) * 2008-07-25 2012-01-05 富士通株式会社 Electronic device and substrate unit
JP2011146470A (en) * 2010-01-13 2011-07-28 Alaxala Networks Corp Electronic device
JP2012138642A (en) * 2012-04-23 2012-07-19 Fujitsu Ltd Electronic apparatus and substrate unit

Similar Documents

Publication Publication Date Title
JPS60166985U (en) Connector for printed circuit board connection
JPS61205194U (en)
JPH032564U (en)
JPS63178374U (en)
JPS62101266U (en)
JPS6452033U (en)
JPH0192784U (en)
JPS6192089U (en)
JPH0256477U (en)
JPS6244406U (en)
JPS63469U (en)
JPH0227784U (en)
JPH0254174U (en)
JPH02146867U (en)
JPS6197891U (en)
JPH0351867U (en)
JPS61134078U (en)
JPS6349270U (en)
JPS59152765U (en) printed board
JPS62176977U (en)
JPH0236089U (en)
JPS6315094U (en)
JPH028023U (en)
JPH02140874U (en)
JPH0188470U (en)