JPS61200714A - 微分フイルタ方式およびその回路 - Google Patents
微分フイルタ方式およびその回路Info
- Publication number
- JPS61200714A JPS61200714A JP4106985A JP4106985A JPS61200714A JP S61200714 A JPS61200714 A JP S61200714A JP 4106985 A JP4106985 A JP 4106985A JP 4106985 A JP4106985 A JP 4106985A JP S61200714 A JPS61200714 A JP S61200714A
- Authority
- JP
- Japan
- Prior art keywords
- data
- value
- adder
- processed
- past
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000004069 differentiation Effects 0.000 title abstract description 5
- 230000001186 cumulative effect Effects 0.000 claims description 42
- 238000000034 method Methods 0.000 claims description 11
- 238000010606 normalization Methods 0.000 description 9
- 102100040844 Dual specificity protein kinase CLK2 Human genes 0.000 description 2
- 101000749291 Homo sapiens Dual specificity protein kinase CLK2 Proteins 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
Landscapes
- Complex Calculations (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4106985A JPS61200714A (ja) | 1985-03-04 | 1985-03-04 | 微分フイルタ方式およびその回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4106985A JPS61200714A (ja) | 1985-03-04 | 1985-03-04 | 微分フイルタ方式およびその回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61200714A true JPS61200714A (ja) | 1986-09-05 |
| JPH0319726B2 JPH0319726B2 (enExample) | 1991-03-15 |
Family
ID=12598152
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4106985A Granted JPS61200714A (ja) | 1985-03-04 | 1985-03-04 | 微分フイルタ方式およびその回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61200714A (enExample) |
-
1985
- 1985-03-04 JP JP4106985A patent/JPS61200714A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0319726B2 (enExample) | 1991-03-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4791600A (en) | Digital pipelined heterodyne circuit | |
| JPH0235348B2 (enExample) | ||
| US4947363A (en) | Pipelined processor for implementing the least-mean-squares algorithm | |
| Akhter et al. | Design and analysis of distributed arithmetic based FIR filter | |
| US5016011A (en) | Increased performance of digital integrated circuits by processing with multiple-bit-width digits | |
| US4695970A (en) | Linear predictive coding technique with interleaved sequence digital lattice filter | |
| US5025257A (en) | Increased performance of digital integrated circuits by processing with multiple-bit-width digits | |
| Corinthios et al. | A parallel radix-4 fast Fourier transform computer | |
| JPH07234778A (ja) | 演算回路 | |
| JPS61200714A (ja) | 微分フイルタ方式およびその回路 | |
| US5034908A (en) | Digit-serial transversal filters | |
| EP0304841B1 (en) | Bit-serial integrator circuitry | |
| JPH01233909A (ja) | ディジタル乗算器及びこれを用いたディジタルフィルタ | |
| US4686644A (en) | Linear predictive coding technique with symmetrical calculation of Y-and B-values | |
| Howal et al. | HDL implementation of digital filters using floating point vedic multiplier | |
| KR0147758B1 (ko) | Mpeg-2 오디오 복호화기의 합성 필터 | |
| JPS63187366A (ja) | 移動平均演算装置 | |
| US4942396A (en) | To-digit-serial converters for systems processing data in digit-serial format | |
| US6757702B1 (en) | Adaptive filter | |
| JP2553745B2 (ja) | 音声分析方法と音声分析装置 | |
| JPH0734228B2 (ja) | 複合類似度法によるパタ−ン認識装置 | |
| JP2905904B2 (ja) | 電子楽器の信号処理装置 | |
| JP2931632B2 (ja) | 桁移動装置及び浮動小数点演算装置 | |
| JP2629736B2 (ja) | 積和演算回路 | |
| JPS59186070A (ja) | 高速信号処理装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |