JPS61196348A - 入出力制御装置 - Google Patents

入出力制御装置

Info

Publication number
JPS61196348A
JPS61196348A JP3797485A JP3797485A JPS61196348A JP S61196348 A JPS61196348 A JP S61196348A JP 3797485 A JP3797485 A JP 3797485A JP 3797485 A JP3797485 A JP 3797485A JP S61196348 A JPS61196348 A JP S61196348A
Authority
JP
Japan
Prior art keywords
output
input
path
counter
final status
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3797485A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0574863B2 (enExample
Inventor
Hidehiko Tanaka
英彦 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP3797485A priority Critical patent/JPS61196348A/ja
Publication of JPS61196348A publication Critical patent/JPS61196348A/ja
Publication of JPH0574863B2 publication Critical patent/JPH0574863B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP3797485A 1985-02-27 1985-02-27 入出力制御装置 Granted JPS61196348A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3797485A JPS61196348A (ja) 1985-02-27 1985-02-27 入出力制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3797485A JPS61196348A (ja) 1985-02-27 1985-02-27 入出力制御装置

Publications (2)

Publication Number Publication Date
JPS61196348A true JPS61196348A (ja) 1986-08-30
JPH0574863B2 JPH0574863B2 (enExample) 1993-10-19

Family

ID=12512536

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3797485A Granted JPS61196348A (ja) 1985-02-27 1985-02-27 入出力制御装置

Country Status (1)

Country Link
JP (1) JPS61196348A (enExample)

Also Published As

Publication number Publication date
JPH0574863B2 (enExample) 1993-10-19

Similar Documents

Publication Publication Date Title
US5201053A (en) Dynamic polling of devices for nonsynchronous channel connection
EP0212393A2 (en) System for managing a plurality of shared interrupt handlers in a linked-list data structures
JPS60112164A (ja) ダイナミツクに変更可能な割込み優先回路
JPS63113623A (ja) セクタバツフア制御方式
EP0446077B1 (en) A control system for multi-processor system
JPH02230455A (ja) 外部記憶装置の割込み制御方式
EP0055623B1 (en) Direct memory-access mode for a high-speed memory system
US8151028B2 (en) Information processing apparatus and control method thereof
JPS61196348A (ja) 入出力制御装置
JPS59142655A (ja) 同時アクセス可能なメモリ制御方式
JPH0743687B2 (ja) データ記憶サブシステム
JPS6225359A (ja) 情報処理システムにおける処理要求制御方式
JPH02291039A (ja) メモリ制御システム
EP1193606B1 (en) Apparatus and method for a host port interface unit in a digital signal processing unit
CN1122927A (zh) 虚拟阵列式直接存贮器存取装置
JPS6143369A (ja) マルチプロセツサシステム
JPH0535507A (ja) 中央処理装置
JPH11212898A (ja) 周辺記憶制御装置およびそのデータ転送方法
JPS63208960A (ja) 周辺制御装置
JPH01140357A (ja) メモリアクセス制御装置
JPS61105660A (ja) 割込み制御方式
JPS5920128B2 (ja) 入出力制御装置
JPS5931087B2 (ja) 端末制御装置の制御方式
JPS61202264A (ja) 入出力制御装置
JPS61288232A (ja) 出力命令制御方式