JPS6119136A - Wire-bonding method for semiconductor device and bonding pad to be used for that - Google Patents
Wire-bonding method for semiconductor device and bonding pad to be used for thatInfo
- Publication number
- JPS6119136A JPS6119136A JP59139337A JP13933784A JPS6119136A JP S6119136 A JPS6119136 A JP S6119136A JP 59139337 A JP59139337 A JP 59139337A JP 13933784 A JP13933784 A JP 13933784A JP S6119136 A JPS6119136 A JP S6119136A
- Authority
- JP
- Japan
- Prior art keywords
- bonding
- bonding pad
- pad
- parts
- wire
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
- H01L2224/05557—Shape in side view comprising protrusions or indentations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4807—Shape of bonding interfaces, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4845—Details of ball bonds
- H01L2224/48451—Shape
- H01L2224/48453—Shape of the interface with the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85009—Pre-treatment of the connector or the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
Abstract
Description
【発明の詳細な説明】
〔発明の技術分野〕
本発明は半導体装置のワイヤボンディング、特にボンデ
ィング時の応力を緩和させるようなワイヤボンディング
方法およびボンディングパッドに関する。DETAILED DESCRIPTION OF THE INVENTION [Technical Field of the Invention] The present invention relates to wire bonding of semiconductor devices, and more particularly to a wire bonding method and bonding pad that relieve stress during bonding.
(発明の技術的背景)
半導体ペレット上の各素子をインナーリードと電気的に
接続するためのワイヤボンディングは、通常、半導体ベ
レット上に正方形のボンディングパッドを形成し、この
ボンディングパッドにボンディングワイヤをボンディン
グすることによって行われる。一般にこのボンディング
パッドはsio、、上に設けられたAI、Au等の金属
で、ボンディングワイヤにもAI、Au等の金属が用い
られている。ボンディングは、ボンディングワイヤの先
端をボール状にし、ボンディングパッドに40〜60g
の荷重をかけて接触させ、350℃程度の温度で熱圧着
させるのが一般的である。また、最近では圧力と熱の他
に、超音波による振動を加える方法も行われており、こ
の方法では250℃程度の温度でボンディングが可能で
ある。(Technical Background of the Invention) Wire bonding for electrically connecting each element on a semiconductor pellet to an inner lead usually involves forming a square bonding pad on the semiconductor pellet and bonding a bonding wire to this bonding pad. It is done by doing. Generally, this bonding pad is made of a metal such as AI or Au provided on the sio, and the bonding wire is also made of a metal such as AI or Au. For bonding, make the tip of the bonding wire into a ball shape and apply 40 to 60 g to the bonding pad.
It is common to bring them into contact by applying a load of 300° C., and to bond them under heat and pressure at a temperature of about 350° C. Furthermore, in addition to pressure and heat, a method of applying ultrasonic vibration has recently been used, and with this method, bonding can be performed at a temperature of about 250°C.
〔前頭技術の問題点〕
上述のようにワイヤボンディングは一般に圧力、熱、振
動を加えるため、ワイヤボンディング時の応力歪みによ
り、ボンディングパッドの下地となるStO,、等の絶
縁層、更にはその下のシリコン層にまでクラックが生じ
ることがある。このようなりラックはリーク電流を誘引
する原因となり、また、素子領域にボンディングパッド
が配置されている場合には、素子自体が破壊されること
になる。このようなりラックの発生をおさえる主な手段
として以下の4つの方法があるが、いずれもそれぞれ欠
点をもっている。[Problems with frontal technology] As mentioned above, wire bonding generally applies pressure, heat, and vibration, and stress strain during wire bonding can damage the insulating layer such as StO, which is the base of the bonding pad, and even the underlying layer. Cracks may occur even in the silicon layer. This rack causes leakage current, and if bonding pads are arranged in the element region, the element itself will be destroyed. There are four main methods for suppressing the occurrence of racks, but each method has its own drawbacks.
まず第1の方法はボンディングパッド面積を増大さぜで
やる方法である。圧力が広範囲に分散するため単位面積
あたりの応力は小さくなる。しかし近年VLSI等の高
集積化が進んでおり、ボンディングパッドの大きさを増
大させることは、この高集積化技術に逆行し好ましくな
い。The first method is to increase the bonding pad area. Since the pressure is dispersed over a wide range, the stress per unit area becomes small. However, in recent years, VLSI and other devices have become highly integrated, and increasing the size of bonding pads is undesirable because it goes against this high integration technology.
第2の方法はボンディング速度を遅くしてやる方法であ
る。ボンディングワイヤをボンディングパッドに接触さ
せる加速度を小さくすれば、それだけ動的荷重が減り、
加わる応力も減少する。しかし近年半導体素子の需要が
急速に増大し、また、1チツプあたりの端子数増大を考
えると、生産工程の速度を遅延させる方法は好ましくな
い。The second method is to slow down the bonding speed. If you reduce the acceleration that brings the bonding wire into contact with the bonding pad, the dynamic load will decrease accordingly.
The applied stress is also reduced. However, in view of the rapid increase in demand for semiconductor devices in recent years and the increase in the number of terminals per chip, methods that slow down the production process are not desirable.
第3の方法はボンディングパッドの厚みに比較して、そ
の下地となる絶縁層の厚みを厚くしてやる方法である。The third method is to increase the thickness of the underlying insulating layer compared to the thickness of the bonding pad.
熱に起因するクラックは、主として熱膨張率の相違によ
るものである。例えばAldeg 〕のオーダである。Cracks caused by heat are mainly due to differences in thermal expansion coefficients. For example, the order is [Aldeg].
従ってボンディング後の冷却時に5ho2層とA1層と
の間に応力歪みを生じクラックが発生する原因となる。Therefore, during cooling after bonding, stress strain occurs between the 5ho2 layer and the A1 layer, causing cracks to occur.
そこで5ho2層の厚みをA1層の厚みに比べて十分厚
くしてやれば応力分散が図れる。しかし、S i 02
層の厚みを増大させることはチップサイズの増大、生産
工程時間の増大につながり好ましくない。Therefore, if the thickness of the 5ho2 layer is made sufficiently thicker than the thickness of the A1 layer, stress distribution can be achieved. However, S i 02
Increasing the layer thickness is undesirable because it leads to an increase in chip size and production process time.
第4の方法はボンディングパッドの下地となる層にポリ
シリコン層等の衝撃緩和層を設ける方法である。しかし
この方法は、生産工程の増加、生産コストの増加を招き
好ましくない。A fourth method is to provide a shock absorbing layer such as a polysilicon layer on the layer underlying the bonding pad. However, this method is undesirable because it increases the number of production steps and production costs.
そこで本発明は集積度、ボンディング速度を低下させる
ことなく、簡易な工程でクラックの発生を防ぐことので
きる半導体装置のワイヤボンディング方法およびこれに
用いるボンディングパッドを提供することを目的とする
。SUMMARY OF THE INVENTION Accordingly, an object of the present invention is to provide a wire bonding method for a semiconductor device that can prevent the occurrence of cracks in a simple process without reducing the degree of integration or bonding speed, and a bonding pad used in the method.
本発明の特徴は、ボンディングパッドに、ワイヤボンデ
ィング時に加わる応力を緩和するための切欠き部、溝、
または開口部を設けてワイヤボンディングを付い、クラ
ックの発生を防止したことにある。A feature of the present invention is that the bonding pad has notches and grooves for relieving stress applied during wire bonding.
Another method is to provide an opening and attach wire bonding to prevent the occurrence of cracks.
以下本発明を図示する実施例に基づいて説明する。第1
図(a)、(b)は切欠き部、同(C)は溝、同((1
)は開口部をそれぞれボンディングパッド1に設けた実
施例である。第1図(a)はボンディングパッド1の周
縁の輪郭が凹凸をなすように切欠き部2を設けたもので
ある。応力歪みによるクラックは主にボンディングパッ
ドの周縁部に生ずるため、周縁部にこのような切欠き部
を設けることはきわめて効果的である。11図(b)は
ボンデインクバッド1の隅部に切欠き部3を設けたもの
であ−る。一般に正方形のボンディングパッドの場合、
隅部に応力が集中するため、このような切欠き部3も応
力分散に有効に作用する。第1図(C)はボンディング
パッド1に溝4を設けた例である。応力歪みはボンディ
ングパッド1の中心から周囲に向けて生じるため、この
溝4はボンディングパッド1の周縁の輪郭とほぼ相似形
をなすように形成1゛るのが好ましい。第1図(d)は
ボンディングパッド1の周縁部に開口部5を設けだもの
である。前述の理由から開口部5は周縁部、特に隅部に
設けるのが最も効果的である。The present invention will be described below based on illustrated embodiments. 1st
Figures (a) and (b) are notches, (C) are grooves, and ((1)
) is an embodiment in which openings are provided in the bonding pads 1, respectively. In FIG. 1(a), a notch 2 is provided so that the outline of the periphery of the bonding pad 1 is uneven. Since cracks due to stress strain mainly occur at the periphery of the bonding pad, providing such a notch at the periphery is extremely effective. FIG. 11(b) shows a bonded ink pad 1 in which a notch 3 is provided at the corner. Generally, for square bonding pads,
Since stress is concentrated at the corners, such a notch 3 also effectively acts to disperse stress. FIG. 1C shows an example in which a groove 4 is provided in the bonding pad 1. Since stress strain occurs from the center of the bonding pad 1 toward the periphery, it is preferable that the groove 4 is formed so as to have a substantially similar shape to the contour of the periphery of the bonding pad 1. In FIG. 1(d), an opening 5 is provided at the periphery of the bonding pad 1. For the reasons mentioned above, it is most effective to provide the openings 5 at the periphery, especially at the corners.
第2図は第1図(d)に示す実施例のボンディング状態
を示す断面図である。シリコン基板6の上にSiO□層
7が形成され、その上にボンディングパッド1が形成さ
れる。開口部5は第2図(a)に示すようにボンディン
グパッド1を貫くように形成してもよく、また第2図(
b)に示すようにボンディングパッド1の厚みより浅く
形成してもよい。前者の場合は、応力緩和機能は向上す
るが、ボンディング力は弱まる。後者の場合はこれと逆
になる。ボンディングワイヤ8は従来と同様に圧力、熱
振動が加えられてボンディングパッド1に熱圧着される
。FIG. 2 is a sectional view showing the bonding state of the embodiment shown in FIG. 1(d). A SiO□ layer 7 is formed on a silicon substrate 6, and a bonding pad 1 is formed thereon. The opening 5 may be formed to penetrate the bonding pad 1 as shown in FIG.
As shown in b), it may be formed to be shallower than the thickness of the bonding pad 1. In the former case, the stress relaxation function is improved, but the bonding force is weakened. In the latter case, the opposite is true. The bonding wire 8 is thermocompression bonded to the bonding pad 1 by applying pressure and thermal vibration as in the conventional case.
以上のとおり本発明によれば、ボンディングパッドに、
ワイヤボンディング時に加わる応力を緩和するための切
欠き部、溝、または開口部を設け、ボンディングパッド
自体に応力緩和機能をもたせるようにしたため、集積度
、ボンディング速僚を低下させることなく、簡易な工程
でワイヤボンディング時のクラックの発生を防止するこ
とができ、また、半導体素子領域にボンディングパッド
を設けることも可能となる。As described above, according to the present invention, the bonding pad includes
Notches, grooves, or openings are provided to relieve the stress applied during wire bonding, and the bonding pad itself has a stress-relieving function, which simplifies the process without reducing the degree of integration or bonding speed. This makes it possible to prevent cracks from occurring during wire bonding, and it also becomes possible to provide bonding pads in the semiconductor element region.
第1図は本発明に係るボンディングパッドの上面図、第
2図は本発明に係るボンディングパッドの縦断面図であ
る。
1・・・ボンディングパッド、2.3・・・切欠き部、
4・・・漏、5・・・開口部、6・・・シリコン基板、
7・・・S i O2層、8・・・ボンディングワイヤ
。
61 圀
(a) (b) (C)
(d)色2 図FIG. 1 is a top view of a bonding pad according to the present invention, and FIG. 2 is a longitudinal sectional view of the bonding pad according to the present invention. 1... Bonding pad, 2.3... Notch,
4...Leakage, 5...Opening, 6...Silicon substrate,
7...S i O2 layer, 8... Bonding wire. 61 Country (a) (b) (C)
(d) Color 2 Figure
Claims (1)
記ボンディングパッドに、ワイヤボンディング時に加わ
る応力を緩和するための切欠き部、溝、または開口部を
設け、ボンディングワイヤを前記ボンディングパッドに
ボンディングすることを特徴とする半導体装置のワイヤ
ボンディング方法。 2、切欠き部、溝、または開口部をエッチングにより設
けることを特徴とする特許請求の範囲第1項記載の半導
体装置のワイヤボンディング方法。 3、ワイヤボンディング時に加わる応力を緩和するため
の切欠き部、溝、または開口部を有することを特徴とす
るボンディングパッド。 4、周縁の輪郭が凹凸をなすように切欠き部を形成した
ことを特徴とする特許請求の範囲第3項記載のボンディ
ングパッド。 5、隅部に切欠き部を形成したことを特徴とする特許請
求の範囲第3項記載のボンディングパッド。 6、周縁の輪郭とほぼ相似形をなすように溝を形成した
ことを特徴とする特許請求の範囲第3項記載のボンディ
ングパッド。 7、周縁部に開口部を形成したことを特徴とする特許請
求の範囲第3項記載のボンディングパッド。 8、開口部の深さがボンディングパッドの厚みに等しい
ことを特徴とする特許請求の範囲第3項目または第7項
記載のボンディングパッド。 9、開口部の深さがボンディングパッドの厚みより小さ
いことを特徴とする特許請求の範囲第3項目または第7
項記載のボンディングパッド。[Claims] 1. A bonding pad is formed on a semiconductor pellet, a notch, a groove, or an opening is provided in the bonding pad to relieve stress applied during wire bonding, and a bonding wire is attached to the bonding pad. 1. A wire bonding method for a semiconductor device, characterized by bonding to a semiconductor device. 2. The wire bonding method for a semiconductor device according to claim 1, wherein the notch, groove, or opening is provided by etching. 3. A bonding pad characterized by having a notch, groove, or opening for relieving stress applied during wire bonding. 4. The bonding pad according to claim 3, wherein the notch portion is formed so that the contour of the periphery is uneven. 5. The bonding pad according to claim 3, characterized in that a notch is formed at a corner. 6. The bonding pad according to claim 3, wherein the groove is formed to have a shape substantially similar to the contour of the peripheral edge. 7. The bonding pad according to claim 3, characterized in that an opening is formed in the peripheral edge. 8. The bonding pad according to claim 3 or 7, wherein the depth of the opening is equal to the thickness of the bonding pad. 9. Claim 3 or 7, characterized in that the depth of the opening is smaller than the thickness of the bonding pad.
Bonding pad as described in section.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59139337A JPS6119136A (en) | 1984-07-05 | 1984-07-05 | Wire-bonding method for semiconductor device and bonding pad to be used for that |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59139337A JPS6119136A (en) | 1984-07-05 | 1984-07-05 | Wire-bonding method for semiconductor device and bonding pad to be used for that |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6119136A true JPS6119136A (en) | 1986-01-28 |
Family
ID=15242973
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59139337A Pending JPS6119136A (en) | 1984-07-05 | 1984-07-05 | Wire-bonding method for semiconductor device and bonding pad to be used for that |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6119136A (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4959706A (en) * | 1988-05-23 | 1990-09-25 | United Technologies Corporation | Integrated circuit having an improved bond pad |
US5194931A (en) * | 1989-06-13 | 1993-03-16 | Kabushiki Kaisha Toshiba | Master slice semiconductor device |
EP0897215A3 (en) * | 1997-08-11 | 2000-08-09 | Murata Manufacturing Co., Ltd. | Surface acoustic wave device |
US6365978B1 (en) * | 1999-04-02 | 2002-04-02 | Texas Instruments Incorporated | Electrical redundancy for improved mechanical reliability in ball grid array packages |
JP2004247659A (en) * | 2003-02-17 | 2004-09-02 | Elpida Memory Inc | Semiconductor device |
KR100570239B1 (en) * | 1997-02-27 | 2006-07-25 | 산요덴키가부시키가이샤 | Semiconductor device and manufacturing method for semiconductor device |
JP2012119712A (en) * | 2006-10-31 | 2012-06-21 | Cree Inc | Integrated heat spreaders for leds and related assemblies |
JPWO2012073302A1 (en) * | 2010-11-29 | 2014-05-19 | トヨタ自動車株式会社 | Semiconductor device |
WO2014157458A1 (en) * | 2013-03-29 | 2014-10-02 | 住友大阪セメント株式会社 | Optical waveguide element |
-
1984
- 1984-07-05 JP JP59139337A patent/JPS6119136A/en active Pending
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4959706A (en) * | 1988-05-23 | 1990-09-25 | United Technologies Corporation | Integrated circuit having an improved bond pad |
US5194931A (en) * | 1989-06-13 | 1993-03-16 | Kabushiki Kaisha Toshiba | Master slice semiconductor device |
KR100570239B1 (en) * | 1997-02-27 | 2006-07-25 | 산요덴키가부시키가이샤 | Semiconductor device and manufacturing method for semiconductor device |
EP0897215A3 (en) * | 1997-08-11 | 2000-08-09 | Murata Manufacturing Co., Ltd. | Surface acoustic wave device |
US6365978B1 (en) * | 1999-04-02 | 2002-04-02 | Texas Instruments Incorporated | Electrical redundancy for improved mechanical reliability in ball grid array packages |
JP2004247659A (en) * | 2003-02-17 | 2004-09-02 | Elpida Memory Inc | Semiconductor device |
JP2012119712A (en) * | 2006-10-31 | 2012-06-21 | Cree Inc | Integrated heat spreaders for leds and related assemblies |
JPWO2012073302A1 (en) * | 2010-11-29 | 2014-05-19 | トヨタ自動車株式会社 | Semiconductor device |
US8836150B2 (en) | 2010-11-29 | 2014-09-16 | Toyota Jidosha Kabushiki Kaisha | Semiconductor device |
WO2014157458A1 (en) * | 2013-03-29 | 2014-10-02 | 住友大阪セメント株式会社 | Optical waveguide element |
JP2014199339A (en) * | 2013-03-29 | 2014-10-23 | 住友大阪セメント株式会社 | Optical waveguide element |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6461890B1 (en) | Structure of semiconductor chip suitable for chip-on-board system and methods of fabricating and mounting the same | |
JPS6119136A (en) | Wire-bonding method for semiconductor device and bonding pad to be used for that | |
JPH08116007A (en) | Semiconductor device | |
KR0170316B1 (en) | Pad manufacture method of semiconductor device | |
JPS60120543A (en) | Semiconductor device and lead frame used therefor | |
JP3522975B2 (en) | Semiconductor device | |
JPH06302727A (en) | Semiconductor integrated circuit device | |
JPH06314718A (en) | Semiconductor integrated circuit pellet | |
JPS5943735Y2 (en) | semiconductor equipment | |
JPH01122128A (en) | Semiconductor device | |
JPH01117344A (en) | Semiconductor device | |
JP2750859B2 (en) | Method for manufacturing semiconductor device | |
JPH0383352A (en) | Semiconductor device | |
JPH0268944A (en) | Semiconductor device | |
JPH0511661B2 (en) | ||
JPH0362525A (en) | Bump structure and its formation | |
JPH0377354A (en) | Semiconductor | |
JPH0964096A (en) | Semiconductor device | |
JP3041318B2 (en) | Semiconductor device bonding equipment | |
JPH0682704B2 (en) | Semiconductor device | |
JPH04165661A (en) | Resin-sealed semiconductor device | |
JPH1074778A (en) | Semiconductor device | |
JPH0567722A (en) | Resin sealed semiconductor device | |
KR200234173Y1 (en) | A heat block structure for wire-bonding of bag-semiconductor packages | |
JPH06120290A (en) | Semiconductor device |