JPS6118862B2 - - Google Patents
Info
- Publication number
- JPS6118862B2 JPS6118862B2 JP53076472A JP7647278A JPS6118862B2 JP S6118862 B2 JPS6118862 B2 JP S6118862B2 JP 53076472 A JP53076472 A JP 53076472A JP 7647278 A JP7647278 A JP 7647278A JP S6118862 B2 JPS6118862 B2 JP S6118862B2
- Authority
- JP
- Japan
- Prior art keywords
- chip
- tab
- resin
- stress
- frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4899—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
- H01L2224/48996—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/48998—Alignment aids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7647278A JPS554917A (en) | 1978-06-26 | 1978-06-26 | Resin-enclosed semi-conductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7647278A JPS554917A (en) | 1978-06-26 | 1978-06-26 | Resin-enclosed semi-conductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS554917A JPS554917A (en) | 1980-01-14 |
| JPS6118862B2 true JPS6118862B2 (enrdf_load_html_response) | 1986-05-14 |
Family
ID=13606109
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7647278A Granted JPS554917A (en) | 1978-06-26 | 1978-06-26 | Resin-enclosed semi-conductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS554917A (enrdf_load_html_response) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5744558U (enrdf_load_html_response) * | 1980-08-27 | 1982-03-11 | ||
| JPS57125541U (enrdf_load_html_response) * | 1981-01-30 | 1982-08-05 | ||
| JPS58441U (ja) * | 1981-06-25 | 1983-01-05 | 富士通株式会社 | プラスチツクパツケ−ジ |
| WO2008117384A1 (ja) | 2007-03-23 | 2008-10-02 | Fujitsu Limited | 電子装置、電子装置が実装された電子機器、電子装置が装着された物品、および電子装置の製造方法 |
| JP5024367B2 (ja) | 2007-03-23 | 2012-09-12 | 富士通株式会社 | 電子装置、電子装置が実装された電子機器、電子装置が装着された物品、および電子装置の製造方法 |
| EP2131392A4 (en) | 2007-03-23 | 2011-08-24 | Fujitsu Ltd | ELECTRONIC ARRANGEMENT, ELECTRONIC ARRANGEMENT ATTACHING ELECTRONIC DEVICE, ELECTRONIC ARRANGEMENT ATTACHING ITEM AND METHOD FOR PRODUCING AN ELECTRONIC ARRANGEMENT |
-
1978
- 1978-06-26 JP JP7647278A patent/JPS554917A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS554917A (en) | 1980-01-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5594282A (en) | Resin sealing type semiconductor device and method of making the same | |
| US3591839A (en) | Micro-electronic circuit with novel hermetic sealing structure and method of manufacture | |
| US6229205B1 (en) | Semiconductor device package having twice-bent tie bar and small die pad | |
| US6211574B1 (en) | Semiconductor package with wire protection and method therefor | |
| US6255720B1 (en) | Modified bus bar with Kapton tape or insulative material on LOC packaged part | |
| JPS6118862B2 (enrdf_load_html_response) | ||
| JPH0815165B2 (ja) | 樹脂絶縁型半導体装置の製造方法 | |
| US6580157B2 (en) | Assembly and method for modified bus bar with Kapton™ tape or insulative material in LOC packaged part | |
| JPH0546098B2 (enrdf_load_html_response) | ||
| JPS61230344A (ja) | 樹脂封止型半導体装置 | |
| JPS6223097Y2 (enrdf_load_html_response) | ||
| JPH0435908B2 (enrdf_load_html_response) | ||
| JPS60178651A (ja) | 半導体装置 | |
| JPH079961B2 (ja) | 樹脂封止形半導体装置 | |
| KR100198312B1 (ko) | 리드프레임의 구조 및 이를 이용한 반도체 패키지 | |
| JPH01135052A (ja) | 半導体装置およびその製造方法 | |
| JP2580779B2 (ja) | 半導体装置 | |
| JP2628412B2 (ja) | リードフレームおよびこれを用いた半導体装置 | |
| JP3004085B2 (ja) | 半導体装置 | |
| JPH0334561A (ja) | 半導体装置 | |
| KR200186000Y1 (ko) | 반도체 리드프레임 탑재판 구조 | |
| JPS6112682Y2 (enrdf_load_html_response) | ||
| JPS62147752A (ja) | 半導体装置 | |
| JPH0864760A (ja) | 半導体装置 | |
| JPH04192421A (ja) | 半導体装置 |