JPS61184799A - プログラマブル・リ−ド・オンリ−・メモリ - Google Patents
プログラマブル・リ−ド・オンリ−・メモリInfo
- Publication number
- JPS61184799A JPS61184799A JP60025455A JP2545585A JPS61184799A JP S61184799 A JPS61184799 A JP S61184799A JP 60025455 A JP60025455 A JP 60025455A JP 2545585 A JP2545585 A JP 2545585A JP S61184799 A JPS61184799 A JP S61184799A
- Authority
- JP
- Japan
- Prior art keywords
- cells
- cell
- memory
- lines
- row
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims abstract description 40
- 239000011159 matrix material Substances 0.000 claims description 5
- 239000004065 semiconductor Substances 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 7
- 230000015556 catabolic process Effects 0.000 description 3
- 230000006378 damage Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
Landscapes
- Read Only Memory (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60025455A JPS61184799A (ja) | 1985-02-13 | 1985-02-13 | プログラマブル・リ−ド・オンリ−・メモリ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60025455A JPS61184799A (ja) | 1985-02-13 | 1985-02-13 | プログラマブル・リ−ド・オンリ−・メモリ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61184799A true JPS61184799A (ja) | 1986-08-18 |
| JPH0524600B2 JPH0524600B2 (enrdf_load_stackoverflow) | 1993-04-08 |
Family
ID=12166499
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60025455A Granted JPS61184799A (ja) | 1985-02-13 | 1985-02-13 | プログラマブル・リ−ド・オンリ−・メモリ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61184799A (enrdf_load_stackoverflow) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57117200A (en) * | 1980-11-25 | 1982-07-21 | Raytheon Co | Programmable read only memory circuit and method of testing the same |
| JPS57191900A (en) * | 1981-05-22 | 1982-11-25 | Hitachi Ltd | Method for junction destructive prom test |
-
1985
- 1985-02-13 JP JP60025455A patent/JPS61184799A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57117200A (en) * | 1980-11-25 | 1982-07-21 | Raytheon Co | Programmable read only memory circuit and method of testing the same |
| JPS57191900A (en) * | 1981-05-22 | 1982-11-25 | Hitachi Ltd | Method for junction destructive prom test |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0524600B2 (enrdf_load_stackoverflow) | 1993-04-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4392211A (en) | Semiconductor memory device technical field | |
| JPS5928560Y2 (ja) | 冗長ビットを有する記憶装置 | |
| JPS583193A (ja) | 電気的にプログラム可能な読取り専用メモリ | |
| JPH0355920B2 (enrdf_load_stackoverflow) | ||
| US5289409A (en) | Bipolar transistor memory cell and method | |
| JPS60136100A (ja) | Prom用短絡検出回路 | |
| JPH0666120B2 (ja) | 半導体記憶装置の冗長部 | |
| US4789966A (en) | Semiconductor memory device with page and nibble modes | |
| EP0090332B1 (en) | Semiconductor memory device | |
| US4462088A (en) | Array design using a four state cell for double density | |
| JPH0156479B2 (enrdf_load_stackoverflow) | ||
| EP0018192B1 (en) | Bipolar programmable read only memory device including address circuits | |
| KR900003931B1 (ko) | 프로그래머블 반도체 메모리장치 | |
| JPS61184799A (ja) | プログラマブル・リ−ド・オンリ−・メモリ | |
| US5952845A (en) | Semiconductor programmable test arrangement such as an antifuse ID circuit having common access switches and/or common programming switches | |
| JPS61230700A (ja) | プログラマブル・リ−ド・オンリ−・メモリ | |
| JP3020561B2 (ja) | 半導体記憶装置 | |
| EP0185156B1 (en) | Random access memory | |
| JPS58125299A (ja) | 冗長度を有するメモリ装置 | |
| JPS61187200A (ja) | プログラマブル・リ−ド・オンリ−・メモリ | |
| JPS59162699A (ja) | リ−ド・オンリ・メモリ | |
| JPS6138560B2 (enrdf_load_stackoverflow) | ||
| JP3107615B2 (ja) | 半導体記憶装置 | |
| JPS58139397A (ja) | 読出専用記憶装置の不良検出回路 | |
| JPS60145597A (ja) | プログラマブル・リ−ド・オンリ−・メモリ |