JPS6118223B2 - - Google Patents

Info

Publication number
JPS6118223B2
JPS6118223B2 JP8295577A JP8295577A JPS6118223B2 JP S6118223 B2 JPS6118223 B2 JP S6118223B2 JP 8295577 A JP8295577 A JP 8295577A JP 8295577 A JP8295577 A JP 8295577A JP S6118223 B2 JPS6118223 B2 JP S6118223B2
Authority
JP
Japan
Prior art keywords
request
key
storage
requests
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP8295577A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5418635A (en
Inventor
Tsuguo Shimizu
Mamoru Hinai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP8295577A priority Critical patent/JPS5418635A/ja
Publication of JPS5418635A publication Critical patent/JPS5418635A/ja
Publication of JPS6118223B2 publication Critical patent/JPS6118223B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Storage Device Security (AREA)
JP8295577A 1977-07-13 1977-07-13 Memory protection control system Granted JPS5418635A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8295577A JPS5418635A (en) 1977-07-13 1977-07-13 Memory protection control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8295577A JPS5418635A (en) 1977-07-13 1977-07-13 Memory protection control system

Publications (2)

Publication Number Publication Date
JPS5418635A JPS5418635A (en) 1979-02-10
JPS6118223B2 true JPS6118223B2 (enrdf_load_stackoverflow) 1986-05-12

Family

ID=13788632

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8295577A Granted JPS5418635A (en) 1977-07-13 1977-07-13 Memory protection control system

Country Status (1)

Country Link
JP (1) JPS5418635A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0673115B2 (ja) * 1983-11-18 1994-09-14 株式会社日立製作所 記憶保護キー制御装置
JPS6135114U (ja) * 1984-07-31 1986-03-04 大森機械工業株式会社 自動包装機等への物品供給装置

Also Published As

Publication number Publication date
JPS5418635A (en) 1979-02-10

Similar Documents

Publication Publication Date Title
EP3353673B1 (en) On-chip atomic transaction engine
JP2820752B2 (ja) 密結合マルチプロセッサシステムにおけるキャッシュメモリ一致制御方法
US5388247A (en) History buffer control to reduce unnecessary allocations in a memory stream buffer
US5953538A (en) Method and apparatus providing DMA transfers between devices coupled to different host bus bridges
JP3781212B2 (ja) サブシステム
US5682551A (en) System for checking the acceptance of I/O request to an interface using software visible instruction which provides a status signal and performs operations in response thereto
US8108631B2 (en) Transactional memory support for non-coherent shared memory systems using selective write through caches
JPH0272453A (ja) 共有メモリ及び私用キャッシュメモリを有するマルチプロセッサコンピュータシステム
EP3404537B1 (en) Processing node, computer system and transaction conflict detection method
JP2001117859A (ja) バス制御装置
US6941308B1 (en) Methods and apparatus for accessing a doubly linked list in a data storage system
JPH0532775B2 (enrdf_load_stackoverflow)
JPS5832427B2 (ja) 多重情報処理システム
JPS6118223B2 (enrdf_load_stackoverflow)
JP3111052B2 (ja) 複数のプロセッサに接続されたバスにデータを供給する方法およびシステム
US20040111570A1 (en) Data processing system with naked cache line write operations
JPH03230238A (ja) キャッシュメモリ制御方式
JPS6113261B2 (enrdf_load_stackoverflow)
JP2903536B2 (ja) データ転送装置
WO2025044258A1 (zh) 共享页面的读写方法、数据库系统和计算机设备
KR20250132934A (ko) 메모리 복사 가속화 방법 및 장치
KR940008484B1 (ko) 하이파이 버스를 채용한 다중처리기 시스템의 데이타 응답시간 최소화 방법
JPS61220047A (ja) メモリ制御方式
JP2506975B2 (ja) 情報処理装置のバッファ無効化処理方式
JPS5864689A (ja) デ−タ処理装置