JPS61179557A - 電子部品用キヤツプ - Google Patents
電子部品用キヤツプInfo
- Publication number
- JPS61179557A JPS61179557A JP59198164A JP19816484A JPS61179557A JP S61179557 A JPS61179557 A JP S61179557A JP 59198164 A JP59198164 A JP 59198164A JP 19816484 A JP19816484 A JP 19816484A JP S61179557 A JPS61179557 A JP S61179557A
- Authority
- JP
- Japan
- Prior art keywords
- cap
- bonding
- electronic components
- electronic part
- electronic component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000853 adhesive Substances 0.000 claims abstract description 10
- 230000001070 adhesive effect Effects 0.000 claims abstract description 10
- 239000011248 coating agent Substances 0.000 claims abstract description 6
- 238000000576 coating method Methods 0.000 claims abstract description 6
- 239000002184 metal Substances 0.000 claims abstract description 3
- 229910052751 metal Inorganic materials 0.000 claims abstract description 3
- 239000011347 resin Substances 0.000 claims description 4
- 229920005989 resin Polymers 0.000 claims description 4
- 239000002313 adhesive film Substances 0.000 claims description 2
- 239000000463 material Substances 0.000 claims description 2
- 239000000758 substrate Substances 0.000 abstract description 9
- 239000000919 ceramic Substances 0.000 abstract description 7
- 239000004033 plastic Substances 0.000 abstract description 2
- 229920003023 plastic Polymers 0.000 abstract description 2
- 238000003754 machining Methods 0.000 abstract 2
- 230000035939 shock Effects 0.000 abstract 1
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 239000011889 copper foil Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- 239000004925 Acrylic resin Substances 0.000 description 1
- 229920000178 Acrylic resin Polymers 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 230000005496 eutectics Effects 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- HGTDVVTWYKXXMI-UHFFFAOYSA-N pyrrole-2,5-dione;triazine Chemical compound C1=CN=NN=C1.O=C1NC(=O)C=C1 HGTDVVTWYKXXMI-UHFFFAOYSA-N 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K5/00—Casings, cabinets or drawers for electric apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59198164A JPS61179557A (ja) | 1984-09-20 | 1984-09-20 | 電子部品用キヤツプ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59198164A JPS61179557A (ja) | 1984-09-20 | 1984-09-20 | 電子部品用キヤツプ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61179557A true JPS61179557A (ja) | 1986-08-12 |
| JPH0351297B2 JPH0351297B2 (enrdf_load_stackoverflow) | 1991-08-06 |
Family
ID=16386527
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59198164A Granted JPS61179557A (ja) | 1984-09-20 | 1984-09-20 | 電子部品用キヤツプ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61179557A (enrdf_load_stackoverflow) |
-
1984
- 1984-09-20 JP JP59198164A patent/JPS61179557A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0351297B2 (enrdf_load_stackoverflow) | 1991-08-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4750092A (en) | Interconnection package suitable for electronic devices and methods for producing same | |
| JP2001516956A (ja) | 透明な封入剤を用いた集積回路パッケージ及びそのパッケージの製造方法 | |
| US6649834B1 (en) | Injection molded image sensor and a method for manufacturing the same | |
| JPH0452623B2 (enrdf_load_stackoverflow) | ||
| JPS61179557A (ja) | 電子部品用キヤツプ | |
| JPH02126685A (ja) | 固体イメージセンサー | |
| US6878917B2 (en) | Injection molded image sensor and a method for manufacturing the same | |
| JPS6134990A (ja) | 電子部品搭載用基板およびその製造方法 | |
| US7288847B2 (en) | Assembly including a circuit and an encapsulation frame, and method of making the same | |
| JPS617692A (ja) | 導体ピンの固着方法および導体ピン固着のプリント配線板 | |
| KR100221562B1 (ko) | 볼 그리드 어레이 반도체 패키지의 구조 및 그 제조 방법 | |
| JPS60100454A (ja) | プリント配線板の製法 | |
| JPS6288345A (ja) | プラスチツク封止固体イメ−ジセンサ− | |
| JPH01164044A (ja) | チップ実装方法 | |
| JP3818219B2 (ja) | 電子部品封入パッケージ並びにその製造方法 | |
| JP2682499B2 (ja) | 半導体装置 | |
| JPH01146376A (ja) | チップｌｅｄ | |
| JPS6239033A (ja) | 半導体チツプキヤリアの製造方法 | |
| JPS6239036A (ja) | ハイブリツドｉｃ | |
| JP2700257B2 (ja) | 配線基板付きリードフレームとその製造方法 | |
| JPH0456187A (ja) | プリント配線板の製造方法 | |
| JPS62145753A (ja) | 半導体装置およびその製造方法 | |
| JP2596788B2 (ja) | 基板集合シートとその製造方法 | |
| JPS61296743A (ja) | チツプキヤリア | |
| KR100641511B1 (ko) | 고집적 반도체 패키지 및 그 제조 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| EXPY | Cancellation because of completion of term |