JPS6117382B2 - - Google Patents

Info

Publication number
JPS6117382B2
JPS6117382B2 JP53056674A JP5667478A JPS6117382B2 JP S6117382 B2 JPS6117382 B2 JP S6117382B2 JP 53056674 A JP53056674 A JP 53056674A JP 5667478 A JP5667478 A JP 5667478A JP S6117382 B2 JPS6117382 B2 JP S6117382B2
Authority
JP
Japan
Prior art keywords
signal
sampling
output
phase
flop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53056674A
Other languages
English (en)
Japanese (ja)
Other versions
JPS54148413A (en
Inventor
Kunihiro Yamada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ricoh Co Ltd
Original Assignee
Ricoh Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ricoh Co Ltd filed Critical Ricoh Co Ltd
Priority to JP5667478A priority Critical patent/JPS54148413A/ja
Publication of JPS54148413A publication Critical patent/JPS54148413A/ja
Publication of JPS6117382B2 publication Critical patent/JPS6117382B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP5667478A 1978-05-15 1978-05-15 Reproduction system for timing information Granted JPS54148413A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5667478A JPS54148413A (en) 1978-05-15 1978-05-15 Reproduction system for timing information

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5667478A JPS54148413A (en) 1978-05-15 1978-05-15 Reproduction system for timing information

Publications (2)

Publication Number Publication Date
JPS54148413A JPS54148413A (en) 1979-11-20
JPS6117382B2 true JPS6117382B2 (enrdf_load_stackoverflow) 1986-05-07

Family

ID=13033957

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5667478A Granted JPS54148413A (en) 1978-05-15 1978-05-15 Reproduction system for timing information

Country Status (1)

Country Link
JP (1) JPS54148413A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6437782U (enrdf_load_stackoverflow) * 1987-09-01 1989-03-07

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0732391B2 (ja) * 1985-05-28 1995-04-10 日本電気株式会社 クロック同期回路

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS523770B2 (enrdf_load_stackoverflow) * 1972-10-17 1977-01-29
JPS4960813A (enrdf_load_stackoverflow) * 1972-10-17 1974-06-13
JPS4960863A (enrdf_load_stackoverflow) * 1972-10-17 1974-06-13

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6437782U (enrdf_load_stackoverflow) * 1987-09-01 1989-03-07

Also Published As

Publication number Publication date
JPS54148413A (en) 1979-11-20

Similar Documents

Publication Publication Date Title
US4641323A (en) Multi-phase PSK demodulator
US5276712A (en) Method and apparatus for clock recovery in digital communication systems
US5539355A (en) Frequency-shift-keying detector using digital circuits
JPS6117381B2 (enrdf_load_stackoverflow)
GB2026796A (en) Clock synchronization circuit
US4831338A (en) Synchronizing clock signal generator
JPH069359B2 (ja) 位相変調データ復調装置
US4752942A (en) Method and circuitry for extracting clock signal from received biphase modulated signal
CA1306516C (en) Demodulator for psk-modulated signals
US4153814A (en) Transition coding method for synchronous binary information and encoder and decoder employing the method
US4780893A (en) Bit synchronizer
JPS6117382B2 (enrdf_load_stackoverflow)
JPS6117384B2 (enrdf_load_stackoverflow)
JPS6117383B2 (enrdf_load_stackoverflow)
JPH04260239A (ja) タイミング抽出回路
JPS6235731A (ja) デ−タ信号伝送方式
EP0534180B1 (en) MSK signal demodulating circuit
JPS637050A (ja) 高速タイミング抽出回路
JP3088433B2 (ja) Ｍｓｋ復調装置
JP2997352B2 (ja) Ｆｓｋ変調波の復調回路
JPH02206263A (ja) 遅延検波回路
JPS58222633A (ja) デイジタル位相同期回路の引込み方式
JPH0535937B2 (enrdf_load_stackoverflow)
JPS6362932B2 (enrdf_load_stackoverflow)
JPS60165850A (ja) 水晶同期発振器によるタイミング信号抽出回路