JPS61168430U - - Google Patents
Info
- Publication number
- JPS61168430U JPS61168430U JP5088285U JP5088285U JPS61168430U JP S61168430 U JPS61168430 U JP S61168430U JP 5088285 U JP5088285 U JP 5088285U JP 5088285 U JP5088285 U JP 5088285U JP S61168430 U JPS61168430 U JP S61168430U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- outputs
- signal
- digital data
- word
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 2
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5088285U JPS61168430U (enrdf_load_html_response) | 1985-04-05 | 1985-04-05 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5088285U JPS61168430U (enrdf_load_html_response) | 1985-04-05 | 1985-04-05 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS61168430U true JPS61168430U (enrdf_load_html_response) | 1986-10-18 |
Family
ID=30569430
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5088285U Pending JPS61168430U (enrdf_load_html_response) | 1985-04-05 | 1985-04-05 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61168430U (enrdf_load_html_response) |
-
1985
- 1985-04-05 JP JP5088285U patent/JPS61168430U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1031186A (en) | Error checking system | |
JPS6037961U (ja) | デイジタル2値グル−プ呼出回路装置 | |
US4755817A (en) | Data transmission system having transmission intervals which are adjustable for data words of various lengths | |
JPS61168430U (enrdf_load_html_response) | ||
JPS5941336B2 (ja) | バツフアメモリ装置 | |
JPS61148939A (ja) | フレ−ム同期方式 | |
SU1019657A1 (ru) | Приемник дискретной информации | |
SU869065A1 (ru) | Делитель частоты | |
JPS5853257A (ja) | デイジタルデ−タ受信回路 | |
JPH01137728A (ja) | シリアル/パラレル変換の回路装置 | |
SU1513435A1 (ru) | Устройство дл синхронизации приема сигналов | |
JPS58169513U (ja) | 傾斜計 | |
JPS6253100B2 (enrdf_load_html_response) | ||
JPS6033468Y2 (ja) | デイジタル信号の入力回路 | |
JPS5935048B2 (ja) | タイミング情報伝送方式 | |
JP2735760B2 (ja) | パターン検出回路 | |
JPS59130144U (ja) | パリテイ・チエツク回路 | |
JPS6141174B2 (enrdf_load_html_response) | ||
JPH02108147U (enrdf_load_html_response) | ||
JPH0134491B2 (enrdf_load_html_response) | ||
JPS63197151A (ja) | シリアルデ−タ転送方式 | |
JPS5846193U (ja) | 論理入力回路 | |
JPS6135439U (ja) | 雑音除去回路 | |
JPS61205040A (ja) | フレ−ム同期検出装置 | |
JPH01246922A (ja) | シリアル2,7デコーダ |