JPS61165164A - 同期化割込み制御回路 - Google Patents
同期化割込み制御回路Info
- Publication number
- JPS61165164A JPS61165164A JP59276368A JP27636884A JPS61165164A JP S61165164 A JPS61165164 A JP S61165164A JP 59276368 A JP59276368 A JP 59276368A JP 27636884 A JP27636884 A JP 27636884A JP S61165164 A JPS61165164 A JP S61165164A
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- mcu
- control unit
- counter
- storage control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59276368A JPS61165164A (ja) | 1984-12-28 | 1984-12-28 | 同期化割込み制御回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59276368A JPS61165164A (ja) | 1984-12-28 | 1984-12-28 | 同期化割込み制御回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61165164A true JPS61165164A (ja) | 1986-07-25 |
| JPH0370266B2 JPH0370266B2 (enExample) | 1991-11-07 |
Family
ID=17568454
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59276368A Granted JPS61165164A (ja) | 1984-12-28 | 1984-12-28 | 同期化割込み制御回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61165164A (enExample) |
-
1984
- 1984-12-28 JP JP59276368A patent/JPS61165164A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0370266B2 (enExample) | 1991-11-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS60258671A (ja) | プロセツサ | |
| US7761726B2 (en) | Method and apparatus for fault tolerant time synchronization mechanism in a scaleable multi-processor computer | |
| EP0101596A2 (en) | A data processor with parallel-operating operation units | |
| JPH0812622B2 (ja) | モジュール化プロセッサ・システム | |
| US4729090A (en) | DMA system employing plural bus request and grant signals for improving bus data transfer speed | |
| JPS6134182B2 (enExample) | ||
| JP2015204117A (ja) | 複数のcpuモジュールを備えるplcシステム及び制御方法 | |
| JPS61165164A (ja) | 同期化割込み制御回路 | |
| CN113010324A (zh) | 一种多核处理器及其控制方法 | |
| JPH0736720A (ja) | 二重化コンピュータ装置 | |
| US6910119B1 (en) | Instruction pipe and stall therefor to accommodate shared access to return stack buffer | |
| JPS5840215B2 (ja) | システム同期方式 | |
| KR920002665B1 (ko) | 다중처리 시스템의 로컬 버스 사이클 제어방법 | |
| KR20250095065A (ko) | Uart 통신 제어 장치 및 방법 | |
| JPS59127164A (ja) | マルチシステムの同期化装置 | |
| JP2903551B2 (ja) | マルチプロセッサの同期化機構 | |
| JPS61166662A (ja) | 割り込み制御回路 | |
| SU947867A1 (ru) | Устройство микропроцессорного управлени и обработки информации | |
| JPH03208151A (ja) | Dmaコントローラ | |
| JPS6175436A (ja) | マイクロプログラム制御装置 | |
| JPS5899866A (ja) | 2重化演算処理システム | |
| JPH02210567A (ja) | 入出力制御方式 | |
| JPS58214958A (ja) | マルチプロセツサシステムの同期デ−タ転送方式 | |
| JPH0219959A (ja) | データ処理システム | |
| JPS62221733A (ja) | プライオリテイ回路 |