JPS6115862U - signal regeneration circuit - Google Patents
signal regeneration circuitInfo
- Publication number
- JPS6115862U JPS6115862U JP6500185U JP6500185U JPS6115862U JP S6115862 U JPS6115862 U JP S6115862U JP 6500185 U JP6500185 U JP 6500185U JP 6500185 U JP6500185 U JP 6500185U JP S6115862 U JPS6115862 U JP S6115862U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- circuit
- pulse
- data signal
- regeneration circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Dc Digital Transmission (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は本考案にかかる信号再生回路において処理され
る信号の１例としてのページマークの例、第２図は本考
案にかかる信号再生回路の１実施例の回路図、第３図は
第２図の−回路の各部動作波形のタイムチャートを示す
。
図において１． ４． ５が単安定マルチバイブレ
ータ、，８．９がＤ型フリツプフロツプである。FIG. 1 is an example of a page mark as an example of a signal processed in the signal reproducing circuit according to the present invention, FIG. 2 is a circuit diagram of one embodiment of the signal reproducing circuit according to the present invention, and FIG. 2 shows a time chart of operation waveforms of each part of the circuit. In the figure 1. 4. 5 is a monostable multivibrator, and 8.9 is a D-type flip-flop.
Claims (1)
を読取り処理する回路において、．該同期信号からデー
タ信号の位相ずれを補償し得るパルス巾の第１のパルス
信号を作成する回路と、 データ信号から同期信号の位相ずれを補竺し薄るバルス
巾の第２のパルス信号を作成する回路と、 第１及び第２のパルス信号の論理積に対応する信号を発
生する回路と、 上記第２のパルス信号の後端の変化点を基に、該論理積
に対応する信号を、一読取データ信号として出力する回
路とを備えることを特徴表する信号再生回路。[Claims for Utility Model Registration] A circuit that inputs a data signal accompanied by a synchronization signal and reads and processes the data signal. A circuit for creating a first pulse signal with a pulse width capable of compensating for the phase shift of the data signal from the synchronization signal, and a second pulse signal of a pulse width that compensates for the phase shift of the synchronization signal from the data signal. a circuit to be created; a circuit to generate a signal corresponding to the logical product of the first and second pulse signals; and a circuit to generate a signal corresponding to the logical product based on the changing point of the rear end of the second pulse signal. , and a circuit for outputting as a read data signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6500185U JPS6115862U (en) | 1985-05-02 | 1985-05-02 | signal regeneration circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6500185U JPS6115862U (en) | 1985-05-02 | 1985-05-02 | signal regeneration circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6115862U true JPS6115862U (en) | 1986-01-29 |
| JPS6225801Y2 JPS6225801Y2 (en) | 1987-07-01 |
Family
ID=30596600
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6500185U Granted JPS6115862U (en) | 1985-05-02 | 1985-05-02 | signal regeneration circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6115862U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS49134234A (en) * | 1973-04-25 | 1974-12-24 |
-
1985
- 1985-05-02 JP JP6500185U patent/JPS6115862U/en active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS49134234A (en) * | 1973-04-25 | 1974-12-24 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6225801Y2 (en) | 1987-07-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6115862U (en) | signal regeneration circuit | |
| JPS6121088U (en) | VTR | |
| JPS583780U (en) | Synchronous pulse signal generation circuit | |
| JPS5816932U (en) | pulse delay circuit | |
| JPS6085474U (en) | Vertical pulse separation circuit | |
| JPS58161335U (en) | monostable multivibrator | |
| JPS59114611U (en) | FM demodulation circuit | |
| JPS59180253U (en) | Control signal recording circuit | |
| JPS5936011U (en) | High-speed dubbing device using a graphic equalizer | |
| JPS58129191U (en) | analog electronic clock | |
| JPS5999589U (en) | Pseudo vertical synchronization signal input circuit for video tape recorder | |
| JPS6022033U (en) | Digital-to-analog converter | |
| JPS5882039U (en) | phase comparison circuit | |
| JPS60186767U (en) | Video playback circuit | |
| JPS59119668U (en) | Frame pulse generation circuit | |
| JPS6290463U (en) | ||
| JPS60145738U (en) | Synchronous circuit for asynchronous signals and pulse signals | |
| JPS60183991U (en) | Double tape recorder for tape editing | |
| JPS6140761U (en) | PLL circuit | |
| JPS60120499U (en) | Variable duty ratio circuit for sound output circuit | |
| JPS5920355U (en) | Address bus monitoring circuit | |
| JPS6082762U (en) | Pulse count noise reduction | |
| JPS58147334U (en) | Contact chatter removal circuit | |
| JPS5953220U (en) | waveform recording device | |
| JPS5899659U (en) | Synchronous oscillator in information reproducing equipment |