JPS6113891U - Thin film EL panel - Google Patents

Thin film EL panel

Info

Publication number
JPS6113891U
JPS6113891U JP1984099324U JP9932484U JPS6113891U JP S6113891 U JPS6113891 U JP S6113891U JP 1984099324 U JP1984099324 U JP 1984099324U JP 9932484 U JP9932484 U JP 9932484U JP S6113891 U JPS6113891 U JP S6113891U
Authority
JP
Japan
Prior art keywords
layer
thin film
electrode
panel
electrode layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1984099324U
Other languages
Japanese (ja)
Other versions
JPH0228546Y2 (en
Inventor
庸雄 小西
Original Assignee
関西日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 関西日本電気株式会社 filed Critical 関西日本電気株式会社
Priority to JP1984099324U priority Critical patent/JPS6113891U/en
Publication of JPS6113891U publication Critical patent/JPS6113891U/en
Application granted granted Critical
Publication of JPH0228546Y2 publication Critical patent/JPH0228546Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi-Conductor Connections (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図乃至第4図は本考案に係る薄膜ELパネルの一実
施例を説明するためのもので、第1図は第1及び第2の
電極層の端子部とフレキシブルリードとの接続状態を示
す部分平面図、第2図は第1及び第2の電極層の端子部
並びに絶縁層を示す要部拡大斜視図、第3図及び第4図
は端子部及び絶縁層の形成を説明するための要部拡大断
面図である。 第5図は薄膜ELパネルの具体例を示す断面図、第6図
は従来における第1及び第2の電極層とフレキシブルリ
ードとの接続状態を示す要部平面図、第7図A, Bは
第5図の要部拡大断面図、第8図は第1及び第2の電極
層の端子部を示す部分斜視図である。 1・・・基板、2・・・第1の電極層、2′,2″・・
・第1の電極層の端子部、3・・・第1の誘電体層、4
・・・発光層、5・・・第2の誘電体層、6・・・第2
の電極層、6′,6“・・・第2の電極層の端子部、1
2・・・フレキ、シブルリード、13.13’・・・電
極パッド、15・・・絶縁層、16・・・隙間。
1 to 4 are for explaining one embodiment of the thin film EL panel according to the present invention, and FIG. 1 shows the connection state between the terminal portions of the first and second electrode layers and the flexible leads. FIG. 2 is an enlarged perspective view of main parts showing the terminal portions and insulating layers of the first and second electrode layers, and FIGS. 3 and 4 are for explaining the formation of the terminal portions and the insulating layers. FIG. Fig. 5 is a cross-sectional view showing a specific example of a thin film EL panel, Fig. 6 is a plan view of main parts showing the connection state between the first and second electrode layers and flexible leads in the related art, and Fig. 7 A and B are FIG. 5 is an enlarged sectional view of the main part, and FIG. 8 is a partial perspective view showing the terminal portions of the first and second electrode layers. DESCRIPTION OF SYMBOLS 1... Substrate, 2... First electrode layer, 2', 2''...
・Terminal part of first electrode layer, 3...first dielectric layer, 4
...Light emitting layer, 5...Second dielectric layer, 6...Second
electrode layer, 6', 6"...terminal part of second electrode layer, 1
2... Flexible, flexible lead, 13.13'... Electrode pad, 15... Insulating layer, 16... Gap.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 基板上に第1の電極層、第1の誘電体層、発光層、第2
の誘電体層、第2の電極層を順次積層し、第1及び第2
の電極層を基板の周辺部に沿つそ配設された電極パッド
に接続して端子部を形成し、端子部にフレキシブルリー
ドを半田付けしたものに於いて、上記端子部間の基板上
に絶縁層を形成すると共に該絶縁層と端子部との間に隙
間を設けたことを特徴とする薄膜ELバネル。
A first electrode layer, a first dielectric layer, a light emitting layer, a second
A dielectric layer and a second electrode layer are sequentially laminated, and the first and second
The electrode layer is connected to the electrode pads arranged along the periphery of the substrate to form a terminal section, and a flexible lead is soldered to the terminal section. A thin film EL panel characterized in that an insulating layer is formed and a gap is provided between the insulating layer and a terminal portion.
JP1984099324U 1984-06-29 1984-06-29 Thin film EL panel Granted JPS6113891U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1984099324U JPS6113891U (en) 1984-06-29 1984-06-29 Thin film EL panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1984099324U JPS6113891U (en) 1984-06-29 1984-06-29 Thin film EL panel

Publications (2)

Publication Number Publication Date
JPS6113891U true JPS6113891U (en) 1986-01-27
JPH0228546Y2 JPH0228546Y2 (en) 1990-07-31

Family

ID=30658831

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1984099324U Granted JPS6113891U (en) 1984-06-29 1984-06-29 Thin film EL panel

Country Status (1)

Country Link
JP (1) JPS6113891U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001222021A (en) * 2000-02-09 2001-08-17 Seiko Epson Corp Liquid crystal device and its manufacturing method

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5559491A (en) * 1978-10-27 1980-05-02 Citizen Watch Co Ltd Liquid crystal display cell
JPS5593294A (en) * 1979-01-05 1980-07-15 Matsushita Electric Ind Co Ltd Reflow soldering method
JPS56144492U (en) * 1980-03-31 1981-10-31
JPS57191070U (en) * 1981-05-29 1982-12-03

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5559491A (en) * 1978-10-27 1980-05-02 Citizen Watch Co Ltd Liquid crystal display cell
JPS5593294A (en) * 1979-01-05 1980-07-15 Matsushita Electric Ind Co Ltd Reflow soldering method
JPS56144492U (en) * 1980-03-31 1981-10-31
JPS57191070U (en) * 1981-05-29 1982-12-03

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001222021A (en) * 2000-02-09 2001-08-17 Seiko Epson Corp Liquid crystal device and its manufacturing method

Also Published As

Publication number Publication date
JPH0228546Y2 (en) 1990-07-31

Similar Documents

Publication Publication Date Title
JPS6113891U (en) Thin film EL panel
JPS6119285U (en) Thin film EL panel
JPS58120662U (en) Chippukiyariya
JPS5892763U (en) Thick film multilayer substrate
JPS5926262U (en) electronic equipment
JPS60102713U (en) Thin film magnetic head chip
JPS5920671U (en) printed wiring board
JPS58142928U (en) thick film capacitor
JPS60192352U (en) Fluorescent display tube substrate
JPS60116610U (en) thin film magnetic head
JPS5814219U (en) thin film magnetic head
JPS6117743U (en) Package for high frequency transistors
JPS58147278U (en) Hybrid integrated circuit device
JPS6073160U (en) fluorescent display tube
JPS59143055U (en) ZnSe blue light emitting device
JPS60156747U (en) semiconductor equipment
JPS58113295U (en) Electrode lead lead structure of electroluminescent lamp
JPS59168730U (en) display element
JPS60930U (en) semiconductor equipment
JPS5966918U (en) Derivative wire of thin film magnetic head
JPS6138961U (en) ZnSe light emitting device
JPS6057133U (en) Wiring structure of semiconductor integrated circuit
JPS6037240U (en) hybrid integrated circuit
JPS6168497U (en)
JPS6113923U (en) porcelain capacitor