JPS61138346A - 記憶システムにおけるアクセス制御方式 - Google Patents

記憶システムにおけるアクセス制御方式

Info

Publication number
JPS61138346A
JPS61138346A JP59260177A JP26017784A JPS61138346A JP S61138346 A JPS61138346 A JP S61138346A JP 59260177 A JP59260177 A JP 59260177A JP 26017784 A JP26017784 A JP 26017784A JP S61138346 A JPS61138346 A JP S61138346A
Authority
JP
Japan
Prior art keywords
address
data
register
bus
way
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59260177A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0250497B2 (enrdf_load_stackoverflow
Inventor
Takashi Ihi
孝 井比
Moriyuki Takamura
守幸 高村
Shigeru Mukogasa
向笠　滋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59260177A priority Critical patent/JPS61138346A/ja
Publication of JPS61138346A publication Critical patent/JPS61138346A/ja
Publication of JPH0250497B2 publication Critical patent/JPH0250497B2/ja
Granted legal-status Critical Current

Links

JP59260177A 1984-12-10 1984-12-10 記憶システムにおけるアクセス制御方式 Granted JPS61138346A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59260177A JPS61138346A (ja) 1984-12-10 1984-12-10 記憶システムにおけるアクセス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59260177A JPS61138346A (ja) 1984-12-10 1984-12-10 記憶システムにおけるアクセス制御方式

Publications (2)

Publication Number Publication Date
JPS61138346A true JPS61138346A (ja) 1986-06-25
JPH0250497B2 JPH0250497B2 (enrdf_load_stackoverflow) 1990-11-02

Family

ID=17344388

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59260177A Granted JPS61138346A (ja) 1984-12-10 1984-12-10 記憶システムにおけるアクセス制御方式

Country Status (1)

Country Link
JP (1) JPS61138346A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0250497B2 (enrdf_load_stackoverflow) 1990-11-02

Similar Documents

Publication Publication Date Title
US5394541A (en) Programmable memory timing method and apparatus for programmably generating generic and then type specific memory timing signals
JP3099931B2 (ja) 半導体装置
US4644502A (en) Semiconductor memory device typically used as a video ram
US4755933A (en) Data Processor system having look-ahead control
US4633440A (en) Multi-port memory chip in a hierarchical memory
JPS618785A (ja) 記憶装置アクセス制御方式
US5765182A (en) Interleaving memory on separate boards
US5115411A (en) Dual port memory system
US4238842A (en) LARAM Memory with reordered selection sequence for refresh
US4796222A (en) Memory structure for nonsequential storage of block bytes in multi-bit chips
KR100676981B1 (ko) 데이터 처리 장치 및 방법과 컴퓨터 판독가능한 기록 매체
EP0437160B1 (en) Main storage memory cards having single bit set and reset functions
JPH0433029A (ja) メモリ装置とその駆動方法
KR100676982B1 (ko) 데이터 처리 장치 및 방법과 컴퓨터 판독 가능 저장 매체
JPS6216294A (ja) メモリ装置
KR100571435B1 (ko) 메모리 디바이스 및 그 어드레스 지정 방법
US4737931A (en) Memory control device
JPS61138346A (ja) 記憶システムにおけるアクセス制御方式
US4884191A (en) Memory array unit for computer
US5579484A (en) System for performing fast data accessing in multiply/accumulate operations while using a VRAM
JP2568443B2 (ja) データサイジング回路
JP2826780B2 (ja) データ転送方法
JP2697164B2 (ja) フィールドメモリ
EP0597296A2 (en) Cache architecture for high speed memory-to-I/0 data transfers
JPH0652516B2 (ja) バス・インターフェース装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees