JPS61137417A - パルス発生回路 - Google Patents
パルス発生回路Info
- Publication number
- JPS61137417A JPS61137417A JP59259737A JP25973784A JPS61137417A JP S61137417 A JPS61137417 A JP S61137417A JP 59259737 A JP59259737 A JP 59259737A JP 25973784 A JP25973784 A JP 25973784A JP S61137417 A JPS61137417 A JP S61137417A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- transistor
- circuit
- transistors
- nand circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59259737A JPS61137417A (ja) | 1984-12-07 | 1984-12-07 | パルス発生回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59259737A JPS61137417A (ja) | 1984-12-07 | 1984-12-07 | パルス発生回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61137417A true JPS61137417A (ja) | 1986-06-25 |
| JPH0355046B2 JPH0355046B2 (en:Method) | 1991-08-22 |
Family
ID=17338245
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59259737A Granted JPS61137417A (ja) | 1984-12-07 | 1984-12-07 | パルス発生回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61137417A (en:Method) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5118776A (ja) * | 1974-08-07 | 1976-02-14 | Keisuke Ueno | Nannenrinsanseruroozuno kaishitsuho |
| JPS5144053A (en) * | 1974-10-11 | 1976-04-15 | Toray Industries | Wafukuhoseiniokeru nuimepatsukaringuhatsuseihoho |
| JPS57202121A (en) * | 1981-06-05 | 1982-12-10 | Fujitsu Ltd | Delay circuit |
-
1984
- 1984-12-07 JP JP59259737A patent/JPS61137417A/ja active Granted
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5118776A (ja) * | 1974-08-07 | 1976-02-14 | Keisuke Ueno | Nannenrinsanseruroozuno kaishitsuho |
| JPS5144053A (en) * | 1974-10-11 | 1976-04-15 | Toray Industries | Wafukuhoseiniokeru nuimepatsukaringuhatsuseihoho |
| JPS57202121A (en) * | 1981-06-05 | 1982-12-10 | Fujitsu Ltd | Delay circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0355046B2 (en:Method) | 1991-08-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4697105A (en) | CMOS programmable logic array | |
| JPH0473891B2 (en:Method) | ||
| US4456837A (en) | Circuitry for generating non-overlapping pulse trains | |
| US4093875A (en) | Field effect transistor (FET) circuit utilizing substrate potential for turning off depletion mode devices | |
| US4472645A (en) | Clock circuit for generating non-overlapping pulses | |
| JPH04150224A (ja) | 集積回路 | |
| JPS61137417A (ja) | パルス発生回路 | |
| US20020167335A1 (en) | Low power dynamic logic circuit | |
| US6307416B1 (en) | Integrated circuit for producing two output clock signals at levels which do not overlap in time | |
| US4293780A (en) | Digital integrated semiconductor circuit | |
| US4649290A (en) | Pulse generating circuit | |
| US4496852A (en) | Low power clock generator | |
| JPH03258115A (ja) | インバータ回路装置 | |
| JP3055165B2 (ja) | 出力バッファ回路 | |
| JPH0332113A (ja) | 半導体集積回路装置 | |
| KR100218333B1 (ko) | 부트-스트랩프 회로 | |
| JPS61170129A (ja) | 出力インバ−タの貫通電流防止回路 | |
| JPS62117411A (ja) | パルス幅制御回路 | |
| US5428306A (en) | Compact multiplexer circuit | |
| JPS5821236Y2 (ja) | 集積回路装置 | |
| JPS62105233A (ja) | 半加算回路 | |
| JP2699496B2 (ja) | 出力回路 | |
| JPH0537380A (ja) | 電流セル回路 | |
| JPS62292015A (ja) | 出力バツフア回路 | |
| JPH1117517A (ja) | Cmos−ic出力回路 |