JPS61131555A - Mos型半導体装置 - Google Patents
Mos型半導体装置Info
- Publication number
- JPS61131555A JPS61131555A JP59253003A JP25300384A JPS61131555A JP S61131555 A JPS61131555 A JP S61131555A JP 59253003 A JP59253003 A JP 59253003A JP 25300384 A JP25300384 A JP 25300384A JP S61131555 A JPS61131555 A JP S61131555A
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- voltage
- vcc
- supply terminal
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims description 16
- 229920006395 saturated elastomer Polymers 0.000 claims abstract description 5
- 239000000758 substrate Substances 0.000 claims abstract description 4
- 238000000034 method Methods 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 4
- 230000010354 integration Effects 0.000 description 2
- 239000000969 carrier Substances 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/145—Applications of charge pumps; Boosted voltage circuits; Clamp circuits therefor
- G11C5/146—Substrate bias generators
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Logic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59253003A JPS61131555A (ja) | 1984-11-30 | 1984-11-30 | Mos型半導体装置 |
US06/800,301 US4698789A (en) | 1984-11-30 | 1985-11-21 | MOS semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59253003A JPS61131555A (ja) | 1984-11-30 | 1984-11-30 | Mos型半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61131555A true JPS61131555A (ja) | 1986-06-19 |
JPH0525204B2 JPH0525204B2 (enrdf_load_stackoverflow) | 1993-04-12 |
Family
ID=17245133
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59253003A Granted JPS61131555A (ja) | 1984-11-30 | 1984-11-30 | Mos型半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61131555A (enrdf_load_stackoverflow) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59163849A (ja) * | 1983-03-08 | 1984-09-14 | Toshiba Corp | 半導体集積回路 |
-
1984
- 1984-11-30 JP JP59253003A patent/JPS61131555A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59163849A (ja) * | 1983-03-08 | 1984-09-14 | Toshiba Corp | 半導体集積回路 |
Also Published As
Publication number | Publication date |
---|---|
JPH0525204B2 (enrdf_load_stackoverflow) | 1993-04-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3175521B2 (ja) | シリコン・オン・インシュレータ半導体装置及びバイアス電圧発生回路 | |
JP3085130B2 (ja) | ドライバ回路 | |
JPS6349908B2 (enrdf_load_stackoverflow) | ||
JP3001014B2 (ja) | バイアス電圧発生回路 | |
US6229405B1 (en) | Low-voltage oscillation amplifying circuit | |
JPS61131555A (ja) | Mos型半導体装置 | |
JPS62154287A (ja) | 半導体メモリ装置 | |
JPH088708A (ja) | アナログスイッチ回路 | |
JPH0670487A (ja) | 電源切替回路 | |
JPH06303117A (ja) | スタートアップ回路 | |
JPH04167813A (ja) | 半導体集積回路装置 | |
JPH09181266A (ja) | 低電圧cmos回路用漏れ電流制御システム | |
JPH02268016A (ja) | 相補的エミツタ・フオロワ・ドライバ | |
JPS5912824Y2 (ja) | トランジスタ回路 | |
KR960002454B1 (ko) | 바이모오스로 이루어진 정전압발생회로 | |
JPH08331758A (ja) | 電圧比較型電流制御回路および過電流制限回路 | |
JP3240104B2 (ja) | スイッチ回路 | |
CN118348449A (zh) | 一种电源电压阈值判断电路 | |
JPH0513064Y2 (enrdf_load_stackoverflow) | ||
US20020075043A1 (en) | Push-pull amplifier for use in generating a reference voltage | |
JPS61253930A (ja) | 半導体集積回路 | |
JPH0567740A (ja) | Mos型半導体集積回路 | |
JPS64853B2 (enrdf_load_stackoverflow) | ||
JPH032987Y2 (enrdf_load_stackoverflow) | ||
JPS58165344A (ja) | 半導体集積回路装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |