JPS61113252A - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS61113252A JPS61113252A JP59236483A JP23648384A JPS61113252A JP S61113252 A JPS61113252 A JP S61113252A JP 59236483 A JP59236483 A JP 59236483A JP 23648384 A JP23648384 A JP 23648384A JP S61113252 A JPS61113252 A JP S61113252A
- Authority
- JP
- Japan
- Prior art keywords
- chip
- chips
- wiring
- semiconductor
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H10W99/00—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/117—Shapes of semiconductor bodies
-
- H10W70/093—
-
- H10W70/60—
-
- H10W72/07551—
-
- H10W72/50—
-
- H10W72/853—
-
- H10W72/874—
-
- H10W72/884—
-
- H10W90/00—
-
- H10W90/22—
-
- H10W90/28—
-
- H10W90/732—
-
- H10W90/734—
-
- H10W90/736—
-
- H10W90/754—
-
- H10W90/756—
Landscapes
- Wire Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59236483A JPS61113252A (ja) | 1984-11-08 | 1984-11-08 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59236483A JPS61113252A (ja) | 1984-11-08 | 1984-11-08 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61113252A true JPS61113252A (ja) | 1986-05-31 |
| JPH0544829B2 JPH0544829B2 (cg-RX-API-DMAC10.html) | 1993-07-07 |
Family
ID=17001395
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59236483A Granted JPS61113252A (ja) | 1984-11-08 | 1984-11-08 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61113252A (cg-RX-API-DMAC10.html) |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR19990061323A (ko) * | 1997-12-31 | 1999-07-26 | 윤종용 | 반도체 패키지 |
| US6098278A (en) * | 1994-06-23 | 2000-08-08 | Cubic Memory, Inc. | Method for forming conductive epoxy flip-chip on chip |
| JP2004165188A (ja) * | 2002-11-08 | 2004-06-10 | Oki Electric Ind Co Ltd | 半導体装置及びその製造方法 |
| JP2008053755A (ja) * | 2007-11-09 | 2008-03-06 | Oki Electric Ind Co Ltd | 半導体装置及びその製造方法 |
| JP2009194294A (ja) * | 2008-02-18 | 2009-08-27 | Toshiba Corp | 積層型半導体装置 |
| US7595222B2 (en) | 2001-07-04 | 2009-09-29 | Panasonic Corporation | Semiconductor device and manufacturing method thereof |
| JP2010067732A (ja) * | 2008-09-10 | 2010-03-25 | Konica Minolta Holdings Inc | 配線形成方法 |
| JP2010232702A (ja) * | 2010-07-20 | 2010-10-14 | Toshiba Corp | 積層型半導体装置 |
| JP2010534949A (ja) * | 2007-07-31 | 2010-11-11 | シーメンス アクチエンゲゼルシヤフト | 電子モジュールの製造方法、および電子モジュール |
-
1984
- 1984-11-08 JP JP59236483A patent/JPS61113252A/ja active Granted
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6098278A (en) * | 1994-06-23 | 2000-08-08 | Cubic Memory, Inc. | Method for forming conductive epoxy flip-chip on chip |
| KR19990061323A (ko) * | 1997-12-31 | 1999-07-26 | 윤종용 | 반도체 패키지 |
| US7595222B2 (en) | 2001-07-04 | 2009-09-29 | Panasonic Corporation | Semiconductor device and manufacturing method thereof |
| JP2004165188A (ja) * | 2002-11-08 | 2004-06-10 | Oki Electric Ind Co Ltd | 半導体装置及びその製造方法 |
| US7227243B2 (en) | 2002-11-08 | 2007-06-05 | Oki Electric Industry Co., Ltd. | Semiconductor device |
| JP2010534949A (ja) * | 2007-07-31 | 2010-11-11 | シーメンス アクチエンゲゼルシヤフト | 電子モジュールの製造方法、および電子モジュール |
| JP2008053755A (ja) * | 2007-11-09 | 2008-03-06 | Oki Electric Ind Co Ltd | 半導体装置及びその製造方法 |
| JP2009194294A (ja) * | 2008-02-18 | 2009-08-27 | Toshiba Corp | 積層型半導体装置 |
| JP2010067732A (ja) * | 2008-09-10 | 2010-03-25 | Konica Minolta Holdings Inc | 配線形成方法 |
| JP2010232702A (ja) * | 2010-07-20 | 2010-10-14 | Toshiba Corp | 積層型半導体装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0544829B2 (cg-RX-API-DMAC10.html) | 1993-07-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7545047B2 (en) | Semiconductor device with a wiring substrate and method for producing the same | |
| US5019943A (en) | High density chip stack having a zigzag-shaped face which accommodates connections between chips | |
| KR100393102B1 (ko) | 스택형 반도체패키지 | |
| JP3229206B2 (ja) | マルチチップ・スタック用の導電性モノリシックl接続を備えたエンドキャップ・チップおよびその製造方法 | |
| US6818998B2 (en) | Stacked chip package having upper chip provided with trenches and method of manufacturing the same | |
| US20120268899A1 (en) | Reinforced fan-out wafer-level package | |
| JPH0831560B2 (ja) | 回路パツケージ・アセンブリ | |
| JP2003168758A (ja) | 半導体装置 | |
| JPS6355213B2 (cg-RX-API-DMAC10.html) | ||
| KR102800607B1 (ko) | 반도체 패키지 및 반도체 패키지의 제조 방법 | |
| KR20080091980A (ko) | 칩 스택 패키지 및 그 제조방법 | |
| US20120299199A1 (en) | Stacked wafer level package having a reduced size | |
| JPH09232508A (ja) | パターン金属層と絶縁層を積層してなるリードフレームを用いたマルチチップパッケージ | |
| KR20150084929A (ko) | 열적 및 전기적 전도성 언더필을 구비한 마이크로전자 어셈블리 | |
| JPS61113252A (ja) | 半導体装置 | |
| US7906838B2 (en) | Electronic component package and method of manufacturing same | |
| US20120299169A1 (en) | Stacked wafer level package having a reduced size | |
| JPS61287133A (ja) | 半導体装置の製造方法 | |
| CN113097201A (zh) | 半导体封装结构、方法、器件和电子产品 | |
| JPH01258458A (ja) | ウェーハ集積型集積回路 | |
| CN115472574B (zh) | 电子封装件及其制法 | |
| JP4183070B2 (ja) | マルチチップモジュール | |
| JP2004015017A (ja) | マルチチップモジュールおよびその製造方法 | |
| JP3418759B2 (ja) | 半導体パッケージ | |
| JP3032692B2 (ja) | 三次元実装モジュール及びその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |