JPS6097458A - デ−タ転送装置 - Google Patents
デ−タ転送装置Info
- Publication number
- JPS6097458A JPS6097458A JP17102084A JP17102084A JPS6097458A JP S6097458 A JPS6097458 A JP S6097458A JP 17102084 A JP17102084 A JP 17102084A JP 17102084 A JP17102084 A JP 17102084A JP S6097458 A JPS6097458 A JP S6097458A
- Authority
- JP
- Japan
- Prior art keywords
- data
- peripheral device
- peripheral
- memory
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
- 
        - G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0615—Address space extension
- G06F12/063—Address space extension for I/O modules, e.g. memory mapped I/O
 
- 
        - G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
- G06F9/3879—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor for non-native instruction execution, e.g. executing a command; for Java instruction set
 
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| US54293583A | 1983-10-18 | 1983-10-18 | |
| US542935 | 2000-04-04 | 
Publications (2)
| Publication Number | Publication Date | 
|---|---|
| JPS6097458A true JPS6097458A (ja) | 1985-05-31 | 
| JPH0316660B2 JPH0316660B2 (OSRAM) | 1991-03-06 | 
Family
ID=24165901
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date | 
|---|---|---|---|
| JP17102084A Granted JPS6097458A (ja) | 1983-10-18 | 1984-08-18 | デ−タ転送装置 | 
Country Status (3)
| Country | Link | 
|---|---|
| EP (1) | EP0139254A3 (OSRAM) | 
| JP (1) | JPS6097458A (OSRAM) | 
| CA (1) | CA1208802A (OSRAM) | 
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| JPS60195661A (ja) * | 1984-03-19 | 1985-10-04 | Hitachi Ltd | デ−タ処理システム | 
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| JPH079643B2 (ja) * | 1986-09-24 | 1995-02-01 | 株式会社日立マイコンシステム | コプロセツサデ−タ転送制御方式 | 
| US5193159A (en) * | 1986-09-24 | 1993-03-09 | Hitachi, Ltd. | Microprocessor system | 
| KR890007159A (ko) * | 1987-10-30 | 1989-06-19 | 미다 가쓰시게 | 데이타 처리장치 및 그것을 갖는 데이타 처리 시스템 | 
| EP0752666A3 (en) * | 1995-07-06 | 2004-04-28 | Sun Microsystems, Inc. | Method and apparatus for fast-forwarding slave requests in a packet-switched computer system | 
| US5933855A (en) | 1997-03-21 | 1999-08-03 | Rubinstein; Richard | Shared, reconfigurable memory architectures for digital signal processing | 
| US6895452B1 (en) | 1997-06-04 | 2005-05-17 | Marger Johnson & Mccollom, P.C. | Tightly coupled and scalable memory and execution unit architecture | 
| EP0986787A2 (en) * | 1997-06-04 | 2000-03-22 | Richard Rubinstein | Processor interfacing to memory mapped computing engine | 
| US6467009B1 (en) | 1998-10-14 | 2002-10-15 | Triscend Corporation | Configurable processor system unit | 
| US6721840B1 (en) | 2000-08-18 | 2004-04-13 | Triscend Corporation | Method and system for interfacing an integrated circuit to synchronous dynamic memory and static memory | 
| US6704850B1 (en) | 2000-08-23 | 2004-03-09 | Triscend Corporation | Method and apparatus for determining the width of a memory subsystem | 
| US6725364B1 (en) | 2001-03-08 | 2004-04-20 | Xilinx, Inc. | Configurable processor system | 
| US7971030B2 (en) | 2002-08-07 | 2011-06-28 | Mmagix Technology Limited | Method for using multiple processing resources which share multiple co-processor resources | 
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| JPS56116138A (en) * | 1980-02-15 | 1981-09-11 | Omron Tateisi Electronics Co | Input and output controller | 
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| US4270167A (en) * | 1978-06-30 | 1981-05-26 | Intel Corporation | Apparatus and method for cooperative and concurrent coprocessing of digital information | 
| US4249240A (en) * | 1979-03-02 | 1981-02-03 | Xycom, Inc. | Address system for bus interconnected computer system | 
| JPS5840214B2 (ja) * | 1979-06-26 | 1983-09-03 | 株式会社東芝 | 計算機システム | 
- 
        1984
        - 1984-08-18 JP JP17102084A patent/JPS6097458A/ja active Granted
- 1984-09-11 CA CA000462900A patent/CA1208802A/en not_active Expired
- 1984-09-28 EP EP84111589A patent/EP0139254A3/en not_active Ceased
 
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| JPS56116138A (en) * | 1980-02-15 | 1981-09-11 | Omron Tateisi Electronics Co | Input and output controller | 
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| JPS60195661A (ja) * | 1984-03-19 | 1985-10-04 | Hitachi Ltd | デ−タ処理システム | 
Also Published As
| Publication number | Publication date | 
|---|---|
| JPH0316660B2 (OSRAM) | 1991-03-06 | 
| EP0139254A3 (en) | 1988-06-08 | 
| CA1208802A (en) | 1986-07-29 | 
| EP0139254A2 (en) | 1985-05-02 | 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| JP3137293B2 (ja) | ステートマシンを利用するataインターフェースアーキテクチャ | |
| US4942519A (en) | Coprocessor having a slave processor capable of checking address mapping | |
| EP0948768B1 (en) | System for facilitating data i/o between usb input device and non-usb cognition application | |
| KR100341180B1 (ko) | 가상어드레싱버퍼회로,및어드레스번역방법,시스템bios의셰도잉방법,실제메모리최적화방법,실제메모리이용방법,cpu제어시스템에서의에뮬레이팅방법및cpu요청리디렉트방법 | |
| JP3869049B2 (ja) | コンピュータシステムにおけるスタンバイ中のデバイス構成のロス防止方法およびデバイス構成の捕捉のためのコントローラ回路 | |
| US8041849B2 (en) | Method for handling small computer system interface (SCSI) commands via a redundant array of inexpensive disks (RAID) device driver | |
| JPS6055467A (ja) | マルチ・マイクロプロセツサによつて実現されたメインフレ−ム・エミユレ−シヨン用デ−タ処理システム | |
| US5093776A (en) | Information processing system emulation apparatus and method | |
| JPS6097458A (ja) | デ−タ転送装置 | |
| JPH03660B2 (OSRAM) | ||
| JPH0232659B2 (OSRAM) | ||
| JPS59201154A (ja) | 共同プロセツサによる命令の実行を調整する方法および装置 | |
| US5003468A (en) | Guest machine execution control system for virutal machine system | |
| US4814977A (en) | Apparatus and method for direct memory to peripheral and peripheral to memory data transfers | |
| US5414815A (en) | Method and apparatus for transferring data directly between a memory device and a peripheral device in a single address cycle under the control of a processor | |
| EP0575171B1 (en) | Enhanced system management method and apparatus | |
| US5671396A (en) | M and A for executing firmware of an add-on FAX/Modem card on the host processor while maintaining compatibility | |
| JPS6097459A (ja) | デ−タ処理システム同期方法 | |
| JPH07248927A (ja) | 入出力エミュレーション回路およびデータチェック回路 | |
| US5970237A (en) | Device to assist software emulation of hardware functions | |
| JPS603049A (ja) | バスインタ−フエ−ス装置 | |
| JPH09134326A (ja) | コンピュータシステム | |
| JPH0567973B2 (OSRAM) | ||
| EP0263286A2 (en) | Data processing system for emulating the execution of instructions | |
| JP2001154979A (ja) | バスブリッジ装置およびコンピュータシステム並びにバスサイクル制御方法 |