JPS6093120U - tape recorder - Google Patents

tape recorder

Info

Publication number
JPS6093120U
JPS6093120U JP18549583U JP18549583U JPS6093120U JP S6093120 U JPS6093120 U JP S6093120U JP 18549583 U JP18549583 U JP 18549583U JP 18549583 U JP18549583 U JP 18549583U JP S6093120 U JPS6093120 U JP S6093120U
Authority
JP
Japan
Prior art keywords
tape
tape drive
signal
drive mechanism
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP18549583U
Other languages
Japanese (ja)
Inventor
正美 土田
Original Assignee
パイオニア株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by パイオニア株式会社 filed Critical パイオニア株式会社
Priority to JP18549583U priority Critical patent/JPS6093120U/en
Publication of JPS6093120U publication Critical patent/JPS6093120U/en
Pending legal-status Critical Current

Links

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来のテープレコーダを示す回路図、第2図は
他の従来例を示す回路図、第3図は第2図の構成による
各部の信号波形図、第4図はこの  −考案によるテー
プレコーダの一実施例を示す回路図、第5図a、 bは
第4図の構成による各部の信号波形図である。 la、lb・・・・・・テープエンド検出回路、21・
・・・・・制御回路、3 a、 3 b・・・・・・テ
ープ駆動メカニズム、4・・・・・・ゲート回路、5・
・・・・・微分回路、6・・・・・・RSフリップフロ
ップ。
Figure 1 is a circuit diagram showing a conventional tape recorder, Figure 2 is a circuit diagram showing another conventional example, Figure 3 is a signal waveform diagram of each part with the configuration shown in Figure 2, and Figure 4 is based on this invention. A circuit diagram showing an embodiment of a tape recorder, FIGS. 5a and 5b are signal waveform diagrams of various parts according to the configuration shown in FIG. 4. la, lb...Tape end detection circuit, 21.
... Control circuit, 3 a, 3 b ... Tape drive mechanism, 4 ... Gate circuit, 5.
...Differential circuit, 6...RS flip-flop.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 、第1および第2のテープ駆動メカニズムと、この第1
および第2のテープ駆動メカニズムの動作モードを制御
する単一の制御回路部と、上記第1および第2のテープ
駆動メカニズム毎に設けられた第1および第2のテープ
エンド検出回路と、入力をそれぞれ上記第1および第2
のテープ駆動メカニズムに接続され、出力を上記制御回
路部のテープエンド検知入力に接続されたRSフリップ
フロップとを備え、前記第1のテープ駆動メカニズムの
テープエンド検出用の信号を前記RSフリップフロップ
のセット入力に微分回路を介して接続し、位相を反転し
た信号をリセット入力に微分回路を介して接続し、前記
第2のテープ駆動メカニズムのテープエンド検出用の信
号をRSフリップフロップのリセット入力に微分回路を
介して入力し、位相を反転した信号をセット入力に微分
回路を介して入力し、前記第1および第2のテープ駆動
メカニズムが同時に動作するモードの時には、前記2つ
の位相反転していない信号または反転した信号のどちら
かの信号を前記RSフリップフロップのセット入力およ
びリセット入力に入力されるのを禁止するように構成し
たことを特徴とするテープレコーダ。
, first and second tape drive mechanisms;
and a single control circuit for controlling the operating mode of the second tape drive mechanism; first and second tape end detection circuits provided for each of the first and second tape drive mechanisms; the above first and second respectively.
an RS flip-flop connected to the tape drive mechanism of the first tape drive mechanism, and having an output connected to the tape end detection input of the control circuit section, the signal for detecting the tape end of the first tape drive mechanism is sent to the RS flip-flop. A signal whose phase has been inverted is connected to the set input via a differentiator circuit, and a signal for detecting the tape end of the second tape drive mechanism is connected to the reset input of the RS flip-flop. A signal inputted through a differentiating circuit and having its phase inverted is inputted to the set input through the differentiating circuit, and when the first and second tape drive mechanisms are in a mode in which they operate simultaneously, the two phases are inverted. 1. A tape recorder characterized in that the tape recorder is configured to prohibit input of either a normal signal or an inverted signal to the set input and reset input of the RS flip-flop.
JP18549583U 1983-11-30 1983-11-30 tape recorder Pending JPS6093120U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18549583U JPS6093120U (en) 1983-11-30 1983-11-30 tape recorder

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18549583U JPS6093120U (en) 1983-11-30 1983-11-30 tape recorder

Publications (1)

Publication Number Publication Date
JPS6093120U true JPS6093120U (en) 1985-06-25

Family

ID=30400913

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18549583U Pending JPS6093120U (en) 1983-11-30 1983-11-30 tape recorder

Country Status (1)

Country Link
JP (1) JPS6093120U (en)

Similar Documents

Publication Publication Date Title
JPS6093120U (en) tape recorder
JPS5893046U (en) semiconductor logic circuit
JPS61334U (en) Tri-state gate element chip
JPS58149822U (en) flip-flop circuit
JPS597547U (en) Relay drive circuit
JPS5893037U (en) switch circuit
JPS5897618U (en) Inductive load chopper drive circuit
JPS5837229U (en) logic circuit
JPS60192695U (en) Digital servo motor control device
JPS58166300U (en) Step motor position detection circuit
JPS5882039U (en) phase comparison circuit
JPS60123093U (en) alarm control device
JPS5890438U (en) Synchronous parallel operation training device
JPS5988710U (en) controller
JPS5858602U (en) Drive output control device
JPS603909U (en) video tape recorder
JPS6242131U (en)
JPS59177038U (en) tape deck
JPS6136886U (en) Synchronous signal discrimination circuit
JPS60161894U (en) alarm clock
JPS58121435U (en) Logic circuit that selects and holds one of multiple inputs
JPS59145735U (en) Accidental erasure prevention circuit for reverse type tape recorder
JPS6044045U (en) data recording device
JPS60175335U (en) Tape recorder recording switching circuit
JPS6118641U (en) Signal path control circuit