JPS6091466A - パリテイチエツク方式 - Google Patents
パリテイチエツク方式Info
- Publication number
- JPS6091466A JPS6091466A JP58198630A JP19863083A JPS6091466A JP S6091466 A JPS6091466 A JP S6091466A JP 58198630 A JP58198630 A JP 58198630A JP 19863083 A JP19863083 A JP 19863083A JP S6091466 A JPS6091466 A JP S6091466A
- Authority
- JP
- Japan
- Prior art keywords
- parity
- bits
- data
- control data
- checker
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Debugging And Monitoring (AREA)
- Detection And Correction Of Errors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58198630A JPS6091466A (ja) | 1983-10-24 | 1983-10-24 | パリテイチエツク方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58198630A JPS6091466A (ja) | 1983-10-24 | 1983-10-24 | パリテイチエツク方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6091466A true JPS6091466A (ja) | 1985-05-22 |
| JPS6346462B2 JPS6346462B2 (enExample) | 1988-09-14 |
Family
ID=16394392
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58198630A Granted JPS6091466A (ja) | 1983-10-24 | 1983-10-24 | パリテイチエツク方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6091466A (enExample) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5317037A (en) * | 1976-07-30 | 1978-02-16 | Hitachi Ltd | Memory parity check system |
| JPS5360126A (en) * | 1976-11-10 | 1978-05-30 | Nec Corp | Error detection control circuit |
-
1983
- 1983-10-24 JP JP58198630A patent/JPS6091466A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5317037A (en) * | 1976-07-30 | 1978-02-16 | Hitachi Ltd | Memory parity check system |
| JPS5360126A (en) * | 1976-11-10 | 1978-05-30 | Nec Corp | Error detection control circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6346462B2 (enExample) | 1988-09-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6091466A (ja) | パリテイチエツク方式 | |
| JPH04141900A (ja) | 半導体集積回路 | |
| JPH0355918B2 (enExample) | ||
| JPH0756640B2 (ja) | 記憶装置 | |
| JPS59111533A (ja) | デジタルデ−タ演算回路 | |
| JPH0226252B2 (enExample) | ||
| JP2530810B2 (ja) | 記憶素子及びその使用方法 | |
| JPS60214043A (ja) | パイプライン制御回路 | |
| JPS63278162A (ja) | 情報処理装置におけるエラ−訂正装置 | |
| KR100216045B1 (ko) | 프로그램형 제어기의 비트 연산 처리방법 및 그 장치 | |
| JPH0233173B2 (enExample) | ||
| JPH0237436A (ja) | マイクロプログラム制御装置 | |
| JPS61110247A (ja) | 記憶装置 | |
| JP2690910B2 (ja) | 制御記憶装置 | |
| JPH01144144A (ja) | メモリ制御方式 | |
| JPS60258663A (ja) | メモリエラ−処理回路 | |
| JPS59226941A (ja) | 演算処理装置 | |
| JPS6079450A (ja) | 記憶装置エラ−訂正方式 | |
| JPS63231553A (ja) | 部分書込み方式 | |
| JPH0398119A (ja) | 記憶装置 | |
| JPH0423056A (ja) | Ram回路 | |
| JPS59160896A (ja) | メモリエラ−検出・訂正方式 | |
| JPH04102946A (ja) | 記憶装置制御方式 | |
| JPS62210553A (ja) | テ−ブル追加処理方式 | |
| JPS60252970A (ja) | 記憶デ−タのエラ−訂正方式 |