JPS6086671A - 除算回路 - Google Patents

除算回路

Info

Publication number
JPS6086671A
JPS6086671A JP58194249A JP19424983A JPS6086671A JP S6086671 A JPS6086671 A JP S6086671A JP 58194249 A JP58194249 A JP 58194249A JP 19424983 A JP19424983 A JP 19424983A JP S6086671 A JPS6086671 A JP S6086671A
Authority
JP
Japan
Prior art keywords
data
pipeline
multiplier
division
vector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58194249A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0445860B2 (enrdf_load_stackoverflow
Inventor
Yasuhiro Inagami
稲上 泰弘
Koichiro Omoda
面田 耕一郎
Shigeo Nagashima
長島 重夫
Takayuki Nakagawa
貴之 中川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58194249A priority Critical patent/JPS6086671A/ja
Publication of JPS6086671A publication Critical patent/JPS6086671A/ja
Publication of JPH0445860B2 publication Critical patent/JPH0445860B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
JP58194249A 1983-10-19 1983-10-19 除算回路 Granted JPS6086671A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58194249A JPS6086671A (ja) 1983-10-19 1983-10-19 除算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58194249A JPS6086671A (ja) 1983-10-19 1983-10-19 除算回路

Publications (2)

Publication Number Publication Date
JPS6086671A true JPS6086671A (ja) 1985-05-16
JPH0445860B2 JPH0445860B2 (enrdf_load_stackoverflow) 1992-07-28

Family

ID=16321463

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58194249A Granted JPS6086671A (ja) 1983-10-19 1983-10-19 除算回路

Country Status (1)

Country Link
JP (1) JPS6086671A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4797849A (en) * 1985-11-19 1989-01-10 Hitachi, Ltd. Pipelined vector divide apparatus
JPH0535773A (ja) * 1991-07-30 1993-02-12 Nec Corp ベクトル除算方式とその装置
KR100434391B1 (ko) * 2001-07-20 2004-06-04 학교법인대우학원 디에스피 프로세서 및 마이크로프로세서의 실시간영상데이터 처리를 위한 연산회로 및 그 연산방법

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4797849A (en) * 1985-11-19 1989-01-10 Hitachi, Ltd. Pipelined vector divide apparatus
JPH0535773A (ja) * 1991-07-30 1993-02-12 Nec Corp ベクトル除算方式とその装置
US5309385A (en) * 1991-07-30 1994-05-03 Nec Corporation Vector division processing method and system
KR100434391B1 (ko) * 2001-07-20 2004-06-04 학교법인대우학원 디에스피 프로세서 및 마이크로프로세서의 실시간영상데이터 처리를 위한 연산회로 및 그 연산방법

Also Published As

Publication number Publication date
JPH0445860B2 (enrdf_load_stackoverflow) 1992-07-28

Similar Documents

Publication Publication Date Title
JPS6044696B2 (ja) 浮動小数点デ−タ処理装置
JPH07506444A (ja) 小型乗算器
JPS6347874A (ja) 算術演算装置
JPS60163128A (ja) 乗算回路
JPS62194577A (ja) 複素乗算器及び複素乗算方法
WO1999066423A1 (fr) Dispositif pour calcul de donnees
JPS6086671A (ja) 除算回路
US3937941A (en) Method and apparatus for packed BCD sign arithmetic employing a two's complement binary adder
JPS58129653A (ja) 乗算方式
JPH0325809B2 (enrdf_load_stackoverflow)
JP3435744B2 (ja) 乗算回路
JPH0831024B2 (ja) 演算プロセッサ
JP3096574B2 (ja) 倍精度乗算を実行する方法及び演算装置
JP2972326B2 (ja) 平方根計算装置
JPS61220028A (ja) 乗算装置
JP2777265B2 (ja) 高基数開平演算装置
JPH0833815B2 (ja) 高桁乗算装置
JPH01233520A (ja) 高基数非回復型除算装置
JP2508286B2 (ja) 平方根演算装置
KR100251547B1 (ko) 디지탈신호처리기(Digital Sgnal Processor)
JP2818512B2 (ja) 乗算装置
JPH04314126A (ja) 逆数発生装置
JPS63254525A (ja) 除算装置
JPH01300338A (ja) 浮動小数点乗算器
JPH02114324A (ja) 乗算器