JPS6084655A - 情報転送制御の優先処理方式 - Google Patents
情報転送制御の優先処理方式Info
- Publication number
- JPS6084655A JPS6084655A JP17562783A JP17562783A JPS6084655A JP S6084655 A JPS6084655 A JP S6084655A JP 17562783 A JP17562783 A JP 17562783A JP 17562783 A JP17562783 A JP 17562783A JP S6084655 A JPS6084655 A JP S6084655A
- Authority
- JP
- Japan
- Prior art keywords
- stack
- input
- priority
- data
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17562783A JPS6084655A (ja) | 1983-09-21 | 1983-09-21 | 情報転送制御の優先処理方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17562783A JPS6084655A (ja) | 1983-09-21 | 1983-09-21 | 情報転送制御の優先処理方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6084655A true JPS6084655A (ja) | 1985-05-14 |
| JPS6248260B2 JPS6248260B2 (enExample) | 1987-10-13 |
Family
ID=15999386
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17562783A Granted JPS6084655A (ja) | 1983-09-21 | 1983-09-21 | 情報転送制御の優先処理方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6084655A (enExample) |
-
1983
- 1983-09-21 JP JP17562783A patent/JPS6084655A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6248260B2 (enExample) | 1987-10-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4271466A (en) | Direct memory access control system with byte/word control of data bus | |
| JP3598321B2 (ja) | 異なる周波数で動作するバス間でやりとりされるバッファリングデータ | |
| EP0459758B1 (en) | Network adapter having memories configured as logical FIFOs to transmit and receive packet data | |
| EP0087956B1 (en) | System for controlling key storage unit | |
| US5083260A (en) | Bus arbitration system for concurrent use of a system bus by more than one device | |
| JPS6142306B2 (enExample) | ||
| EP0062431A1 (en) | A one chip microcomputer | |
| CA2478570A1 (en) | Data processing apparatus and system and method for controlling memory access | |
| JPS60142439A (ja) | ストアバツフア装置 | |
| JPS6084655A (ja) | 情報転送制御の優先処理方式 | |
| JPS6027976A (ja) | 先入先出メモリ装置 | |
| JPH04363748A (ja) | 優先制御方法及び優先制御回路 | |
| JPH09259075A (ja) | Dmaコントローラ | |
| JP3105554B2 (ja) | 割込みコントローラ | |
| JP3293838B2 (ja) | データ転送方式 | |
| JPS6084657A (ja) | デ−タ転送要求スタックのバイパス制御方式 | |
| JPH0554303B2 (enExample) | ||
| US20050071576A1 (en) | Data processing apparatus and system and method for controlling memory access | |
| JPS58200323A (ja) | 入出力処理装置 | |
| JP2972568B2 (ja) | バス拡張装置 | |
| JPH0650720B2 (ja) | 電子ビーム露光装置のパターン・データ転送方法 | |
| JPS6126104B2 (enExample) | ||
| JPS6252342B2 (enExample) | ||
| JPS6257050A (ja) | 共有メモリ装置 | |
| JPS6248261B2 (enExample) |