JPS6083182A - 情報伸張方法およびその回路 - Google Patents

情報伸張方法およびその回路

Info

Publication number
JPS6083182A
JPS6083182A JP19275783A JP19275783A JPS6083182A JP S6083182 A JPS6083182 A JP S6083182A JP 19275783 A JP19275783 A JP 19275783A JP 19275783 A JP19275783 A JP 19275783A JP S6083182 A JPS6083182 A JP S6083182A
Authority
JP
Japan
Prior art keywords
information
matrix
row
integer
selection means
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP19275783A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0142424B2 (enrdf_load_stackoverflow
Inventor
Shigeo Shimazaki
島崎　成夫
Kazufumi Suzuki
一史 鈴木
Katsura Kawakami
桂 川上
Takeyoshi Ochiai
勇悦 落合
Etsuko Koujiyou
広上　悦子
Hiroaki Kodera
宏曄 小寺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP19275783A priority Critical patent/JPS6083182A/ja
Priority to DE84306633T priority patent/DE3486126T2/de
Priority to US06/655,690 priority patent/US4747154A/en
Priority to EP84306633A priority patent/EP0143533B1/en
Publication of JPS6083182A publication Critical patent/JPS6083182A/ja
Publication of JPH0142424B2 publication Critical patent/JPH0142424B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T3/00—Geometric image transformations in the plane of the image
    • G06T3/40—Scaling of whole images or parts thereof, e.g. expanding or contracting

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Image Processing (AREA)
JP19275783A 1983-09-29 1983-10-14 情報伸張方法およびその回路 Granted JPS6083182A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP19275783A JPS6083182A (ja) 1983-10-14 1983-10-14 情報伸張方法およびその回路
DE84306633T DE3486126T2 (de) 1983-09-29 1984-09-28 Expansions- und/oder ziehungsverfahren und -geraet fuer bilddaten.
US06/655,690 US4747154A (en) 1983-09-29 1984-09-28 Image data expanding and/or contracting method and apparatus
EP84306633A EP0143533B1 (en) 1983-09-29 1984-09-28 Image data expanding and/or contracting method and apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19275783A JPS6083182A (ja) 1983-10-14 1983-10-14 情報伸張方法およびその回路

Publications (2)

Publication Number Publication Date
JPS6083182A true JPS6083182A (ja) 1985-05-11
JPH0142424B2 JPH0142424B2 (enrdf_load_stackoverflow) 1989-09-12

Family

ID=16296541

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19275783A Granted JPS6083182A (ja) 1983-09-29 1983-10-14 情報伸張方法およびその回路

Country Status (1)

Country Link
JP (1) JPS6083182A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0142424B2 (enrdf_load_stackoverflow) 1989-09-12

Similar Documents

Publication Publication Date Title
JPH10207868A (ja) ２次元配列転置回路
EP0143533A2 (en) Image data expanding and/or contracting method and apparatus
JPS6083182A (ja) 情報伸張方法およびその回路
Ajitha et al. An enhanced high-speed multi-digit BCD adder using quantum-dot cellular automata
JPH0595486A (ja) 画像圧縮用二次元シフトアレイ
JPS5972227A (ja) 直並列変換回路
JPS6134678A (ja) 画像の拡大縮小装置
JPH0423854B2 (enrdf_load_stackoverflow)
JP2943317B2 (ja) 論理合成方法
JP3418418B2 (ja) フォーマット変換回路
JPH04257024A (ja) 開平器
Mahad et al. Implementation of ripple carry adder using advanced multilayer three input XOR gate (TIEO) technique in QCA technology
JPH0221632B2 (enrdf_load_stackoverflow)
JPH0398346A (ja) セル同期回路
JP3006946B2 (ja) 印刷装置
JP2968629B2 (ja) 最大周期系列符号生成回路
JPH09311778A (ja) 加算回路および集積回路設計装置
JPH01293760A (ja) データ間引き回路
JPH0736949A (ja) 機能シミュレーション装置
JPS6213126A (ja) デ−タ変換回路
JPH01119836A (ja) 論理シミュレーション方法
JPH0137066B2 (enrdf_load_stackoverflow)
JPH04217121A (ja) パラレル／シリアル変換回路
JP2000299384A (ja) 半導体集積回路設計方法、および半導体集積回路装置
JP2003258646A (ja) ５×３ウェーブレット変換装置