JPS6081661A - デ−タ記憶装置 - Google Patents

デ−タ記憶装置

Info

Publication number
JPS6081661A
JPS6081661A JP58189722A JP18972283A JPS6081661A JP S6081661 A JPS6081661 A JP S6081661A JP 58189722 A JP58189722 A JP 58189722A JP 18972283 A JP18972283 A JP 18972283A JP S6081661 A JPS6081661 A JP S6081661A
Authority
JP
Japan
Prior art keywords
data
address
input
block
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58189722A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0126101B2 (enrdf_load_stackoverflow
Inventor
Yasukazu Nishino
西野　寧一
Hiroshi Sasanuma
笹沼　宏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP58189722A priority Critical patent/JPS6081661A/ja
Publication of JPS6081661A publication Critical patent/JPS6081661A/ja
Publication of JPH0126101B2 publication Critical patent/JPH0126101B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Image Input (AREA)
  • Image Processing (AREA)
JP58189722A 1983-10-11 1983-10-11 デ−タ記憶装置 Granted JPS6081661A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58189722A JPS6081661A (ja) 1983-10-11 1983-10-11 デ−タ記憶装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58189722A JPS6081661A (ja) 1983-10-11 1983-10-11 デ−タ記憶装置

Publications (2)

Publication Number Publication Date
JPS6081661A true JPS6081661A (ja) 1985-05-09
JPH0126101B2 JPH0126101B2 (enrdf_load_stackoverflow) 1989-05-22

Family

ID=16246091

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58189722A Granted JPS6081661A (ja) 1983-10-11 1983-10-11 デ−タ記憶装置

Country Status (1)

Country Link
JP (1) JPS6081661A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62988A (ja) * 1985-02-27 1987-01-06 大日本スクリ−ン製造株式会社 画像デ−タの表示方法
JPS62262187A (ja) * 1986-05-08 1987-11-14 Matsushita Electric Ind Co Ltd メモリ装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62988A (ja) * 1985-02-27 1987-01-06 大日本スクリ−ン製造株式会社 画像デ−タの表示方法
JPS62262187A (ja) * 1986-05-08 1987-11-14 Matsushita Electric Ind Co Ltd メモリ装置

Also Published As

Publication number Publication date
JPH0126101B2 (enrdf_load_stackoverflow) 1989-05-22

Similar Documents

Publication Publication Date Title
US3371320A (en) Multipurpose matrix
JPS58206000A (ja) メモリ・システム
JPS6081661A (ja) デ−タ記憶装置
JPH0327635A (ja) デイジタル通信装置
JPS60221848A (ja) デ−タ記憶装置
JPS6019254A (ja) デ−タ記憶装置
JPS6162187A (ja) 画像処理装置
JPS59128586A (ja) 縦横両方向読み出し可能メモリアレイ
JPS6142046A (ja) デ−タ記憶装置
US3705299A (en) Circuit arrangement for converting a decimal number coded in the bcd code into a pure binary number
JPH028335B2 (enrdf_load_stackoverflow)
JPH0423854B2 (enrdf_load_stackoverflow)
JPH028336B2 (enrdf_load_stackoverflow)
SU1107339A1 (ru) Устройство сжати факсимильных сигналов
JPS6398694A (ja) パタ−ンデ−タの縦横変換装置
JP2613963B2 (ja) データ入出力装置
SU1037244A1 (ru) Устройство дл сравнени чисел в системе остаточных классов
JPS6191739A (ja) 順位指定デ−タ圧縮方式
JPS5882336A (ja) 情報整列装置
SU809379A1 (ru) Посто нное запоминающее устрой-CTBO
SU744731A1 (ru) Посто нное запоминающее устройство
SU930669A1 (ru) Асинхронна коммутационна система
SU674101A2 (ru) Логическое запоминающее устройство
JP3295372B2 (ja) デインターリーブ装置
JPS6057446A (ja) デ−タ記憶装置