JPS6074368U - Pseudo POS bus device - Google Patents
Pseudo POS bus deviceInfo
- Publication number
- JPS6074368U JPS6074368U JP16618883U JP16618883U JPS6074368U JP S6074368 U JPS6074368 U JP S6074368U JP 16618883 U JP16618883 U JP 16618883U JP 16618883 U JP16618883 U JP 16618883U JP S6074368 U JPS6074368 U JP S6074368U
- Authority
- JP
- Japan
- Prior art keywords
- pseudo
- bus device
- switchboard
- pos
- pos bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は本考案擬似ＰＯＳバス装置の一実施例を示すブ
ロック図である。
１・・・・・・受信回路、２・・・・・・受信データ格
納レジスタ、３・・・・・・受信／送信データの語長レ
ジスタ、４・・・・・・受信／送信制御回路、５・・・
・・・制御タイミング発生回路、６・・・・・・送信デ
ータ格納レジスタ、７・・・・・・送信回路。FIG. 1 is a block diagram showing an embodiment of the pseudo POS bus device of the present invention. 1...Reception circuit, 2...Reception data storage register, 3...Reception/transmission data word length register, 4...Reception/transmission control circuit , 5...
. . . Control timing generation circuit, 6 . . . Transmission data storage register, 7 . . . Transmission circuit.
Claims (1)
擬似ＰＯＳバス装置において、受信／送信データの語長
レジスタと、受信／送信制御回路と、ＲＯＭまたはＲＡ
Ｍによる制御タイミング発生回路とを有することを特徴
とする擬似ＰＯＳバス装置。 ゛In the switchboard control device of the switchboard and the pseudo POS bus device used for testing the switchboard, the word length register for reception/transmission data, the reception/transmission control circuit, and the ROM or RA
1. A pseudo POS bus device comprising a control timing generation circuit based on M.゛
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16618883U JPS6074368U (en) | 1983-10-27 | 1983-10-27 | Pseudo POS bus device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16618883U JPS6074368U (en) | 1983-10-27 | 1983-10-27 | Pseudo POS bus device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6074368U true JPS6074368U (en) | 1985-05-24 |
Family
ID=30363894
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16618883U Pending JPS6074368U (en) | 1983-10-27 | 1983-10-27 | Pseudo POS bus device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6074368U (en) |
-
1983
- 1983-10-27 JP JP16618883U patent/JPS6074368U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6074368U (en) | Pseudo POS bus device | |
| JPS601035U (en) | delay device | |
| JPS59166547U (en) | Information sending circuit | |
| JPS58147050U (en) | information processing equipment | |
| JPS5836445U (en) | Data selection circuit | |
| JPS601037U (en) | binary circuit | |
| JPS5972050U (en) | transceiver | |
| JPS5847180U (en) | integrated circuit test clip | |
| JPS6065843U (en) | Memory address expansion circuit | |
| JPS58191769U (en) | Synchronous signal switching circuit | |
| JPS58147051U (en) | Devices that share the same memory | |
| JPS5991068U (en) | highway test equipment | |
| JPS5872050U (en) | Receipt printing device | |
| JPS59127171U (en) | Current detection sensor | |
| JPS5846193U (en) | logic input circuit | |
| JPS5985969U (en) | circuit checker | |
| JPS6098957U (en) | Remote monitoring control device | |
| JPS60126850U (en) | Parity error detection identification circuit | |
| JPS5984589U (en) | data display device | |
| JPS59185792U (en) | High speed memory addressing device | |
| JPS5997472U (en) | Logic analyzer trigger setting circuit | |
| JPS5834454U (en) | code conversion device | |
| JPS59136687U (en) | Power outage guarantee circuit for display terminal equipment | |
| JPS60116527U (en) | timer | |
| JPS59147232U (en) | Transfer data error detection circuit |