JPS6068442A - デ−タ処理装置 - Google Patents

デ−タ処理装置

Info

Publication number
JPS6068442A
JPS6068442A JP59147772A JP14777284A JPS6068442A JP S6068442 A JPS6068442 A JP S6068442A JP 59147772 A JP59147772 A JP 59147772A JP 14777284 A JP14777284 A JP 14777284A JP S6068442 A JPS6068442 A JP S6068442A
Authority
JP
Japan
Prior art keywords
instruction
data
address
storage means
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59147772A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0247774B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Masahito Saito
将人 齋藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP59147772A priority Critical patent/JPS6068442A/ja
Publication of JPS6068442A publication Critical patent/JPS6068442A/ja
Publication of JPH0247774B2 publication Critical patent/JPH0247774B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP59147772A 1984-07-17 1984-07-17 デ−タ処理装置 Granted JPS6068442A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59147772A JPS6068442A (ja) 1984-07-17 1984-07-17 デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59147772A JPS6068442A (ja) 1984-07-17 1984-07-17 デ−タ処理装置

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP16326079A Division JPS5687282A (en) 1979-12-14 1979-12-14 Data processor

Related Child Applications (2)

Application Number Title Priority Date Filing Date
JP1182069A Division JPH0285944A (ja) 1989-07-14 1989-07-14 データ処理装置
JP1182068A Division JPH0285943A (ja) 1989-07-14 1989-07-14 データ処理装置

Publications (2)

Publication Number Publication Date
JPS6068442A true JPS6068442A (ja) 1985-04-19
JPH0247774B2 JPH0247774B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-10-22

Family

ID=15437829

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59147772A Granted JPS6068442A (ja) 1984-07-17 1984-07-17 デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS6068442A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5169333A (en) * 1974-12-13 1976-06-15 Fujitsu Ltd Peeji adoresuseigyohoshiki
JPS5280747A (en) * 1975-12-27 1977-07-06 Fujitsu Ltd Buffer memory control system
JPS5422729A (en) * 1977-07-21 1979-02-20 Fujitsu Ltd Information processor
JPS54109332A (en) * 1978-02-15 1979-08-27 Hitachi Ltd Access-exception detection system of data processor
JPS54148328A (en) * 1978-05-12 1979-11-20 Hitachi Ltd Buffer memory control system

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5169333A (en) * 1974-12-13 1976-06-15 Fujitsu Ltd Peeji adoresuseigyohoshiki
JPS5280747A (en) * 1975-12-27 1977-07-06 Fujitsu Ltd Buffer memory control system
JPS5422729A (en) * 1977-07-21 1979-02-20 Fujitsu Ltd Information processor
JPS54109332A (en) * 1978-02-15 1979-08-27 Hitachi Ltd Access-exception detection system of data processor
JPS54148328A (en) * 1978-05-12 1979-11-20 Hitachi Ltd Buffer memory control system

Also Published As

Publication number Publication date
JPH0247774B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-10-22

Similar Documents

Publication Publication Date Title
US5608881A (en) Microcomputer system for accessing hierarchical buses
US4866603A (en) Memory control system using a single access request for doubleword data transfers from both odd and even memory banks
US6131145A (en) Information processing unit and method for controlling a hierarchical cache utilizing indicator bits to control content of prefetching operations
US4493026A (en) Set associative sector cache
US5598550A (en) Cache controller for processing simultaneous cache accesses
JPS5939832B2 (ja) 情報処理システム
KR19980081499A (ko) 메모리 내장 데이터 처리장치 및 처리시스템
JPH11203192A (ja) 並列プロセッサおよび演算処理方法
JPS6297036A (ja) 計算機システム
US5293622A (en) Computer system with input/output cache
US5197145A (en) Buffer storage system using parallel buffer storage units and move-out buffer registers
US5276853A (en) Cache system
US4628450A (en) Data processing system having a local memory which does not use a directory device with distributed resident programs and a method therefor
JPS6068442A (ja) デ−タ処理装置
JPH0916468A (ja) メモリアクセス方式
JPH0447344B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS592058B2 (ja) 記憶装置
JPS59112479A (ja) キヤツシユメモリの高速アクセス方式
JP2647092B2 (ja) マルチプロセツサシステム
JPH0285944A (ja) データ処理装置
JPS63240651A (ja) キヤツシユメモリ
JPH0418658A (ja) 機能分散型計算機システム
JPH02162456A (ja) マイクロプロセッサ
JPH03235142A (ja) キャッシュメモリ装置
EP0553742A1 (en) A method of operating a first and second cache tag memory array