JPS6065528A - ｐｎ接合形成法 - Google Patents

ｐｎ接合形成法

Info

Publication number
JPS6065528A
JPS6065528A JP58172987A JP17298783A JPS6065528A JP S6065528 A JPS6065528 A JP S6065528A JP 58172987 A JP58172987 A JP 58172987A JP 17298783 A JP17298783 A JP 17298783A JP S6065528 A JPS6065528 A JP S6065528A
Authority
JP
Japan
Prior art keywords
voc
annealing
mass separation
implantation
implant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP58172987A
Other languages
English (en)
Japanese (ja)
Inventor
Haruo Ito
晴夫 伊藤
Tadashi Saito
忠 斉藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58172987A priority Critical patent/JPS6065528A/ja
Priority to FR848414336A priority patent/FR2552265B1/fr
Priority to DE19843434552 priority patent/DE3434552A1/de
Publication of JPS6065528A publication Critical patent/JPS6065528A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
    • H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
    • H01L21/02238—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02255—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by thermal treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/223—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a gaseous phase
    • H01L21/2236—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a gaseous phase from or into a plasma phase
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/2658—Bombardment with radiation with high-energy radiation producing ion implantation of a molecular ion, e.g. decaborane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Plasma & Fusion (AREA)
  • Photovoltaic Devices (AREA)
JP58172987A 1983-09-21 1983-09-21 ｐｎ接合形成法 Pending JPS6065528A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP58172987A JPS6065528A (ja) 1983-09-21 1983-09-21 ｐｎ接合形成法
FR848414336A FR2552265B1 (fr) 1983-09-21 1984-09-19 Procede de formation d'une jonction pn
DE19843434552 DE3434552A1 (de) 1983-09-21 1984-09-20 Verfahren zur bildung einer pn-grenzschicht

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58172987A JPS6065528A (ja) 1983-09-21 1983-09-21 ｐｎ接合形成法

Publications (1)

Publication Number Publication Date
JPS6065528A true JPS6065528A (ja) 1985-04-15

Family

ID=15952071

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58172987A Pending JPS6065528A (ja) 1983-09-21 1983-09-21 ｐｎ接合形成法

Country Status (3)

Country Link
JP (1) JPS6065528A (enrdf_load_stackoverflow)
DE (1) DE3434552A1 (enrdf_load_stackoverflow)
FR (1) FR2552265B1 (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3727826A1 (de) * 1987-08-20 1989-03-02 Siemens Ag Serienverschaltetes duennschicht-solarmodul aus kristallinem silizium
DE3727825A1 (de) * 1987-08-20 1989-03-02 Siemens Ag Serienverschaltetes duennschichtsolarmodul aus kristallinem silizium
US6982215B1 (en) * 1998-11-05 2006-01-03 Chartered Semiconductor Manufacturing Ltd. N type impurity doping using implantation of P2+ ions or As2+ Ions
KR101832230B1 (ko) 2012-03-05 2018-04-13 엘지전자 주식회사 태양 전지 및 이의 제조 방법

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4915377B1 (enrdf_load_stackoverflow) * 1968-10-04 1974-04-15

Also Published As

Publication number Publication date
FR2552265A1 (fr) 1985-03-22
DE3434552C2 (enrdf_load_stackoverflow) 1989-10-19
DE3434552A1 (de) 1985-04-11
FR2552265B1 (fr) 1990-02-02

Similar Documents

Publication Publication Date Title
US6096968A (en) Solar cell with a back-surface field
US5637510A (en) Method for fabricating solar cell
US5086011A (en) Process for producing thin single crystal silicon islands on insulator
JP2002539625A (ja) アルミニウム合金背面接合太陽電池およびその製造プロセス
US4948742A (en) Method of manufacturing a semiconductor device
GB2034973A (en) Solar cell with multi-layer insulation
Johnson et al. Grain boundaries in p‐n junction diodes fabricated in laser‐recrystallized silicon thin films
JPS6215864A (ja) 太陽電池の製造方法
US4276137A (en) Control of surface recombination loss in solar cells
JPS58164134A (ja) 半導体装置の製造方法
US4171997A (en) Method of producing polycrystalline silicon components, particularly solar elements
JP2808004B2 (ja) 太陽電池
JPS6065528A (ja) ｐｎ接合形成法
JPS629680A (ja) 太陽電池の製造方法
JP2661676B2 (ja) 太陽電池
US4045252A (en) Method of manufacturing a semiconductor structure for microwave operation, including a very thin insulating or weakly doped layer
JP3579069B2 (ja) 半導体装置の製造方法
JPH0513543B2 (enrdf_load_stackoverflow)
JPS63143876A (ja) 太陽電池の製造方法
JP3368854B2 (ja) 太陽電池
JPS6273667A (ja) 半導体素子の製造方法
US4483063A (en) Oxide charge induced high low junction emitter solar cell
Margulis et al. Aggregate structure in CuBSe2/Mo films (B= In, Ga): Its relation to their electrical activity
Koschier et al. Improved open circuit voltage using metal mediated epitaxial growth in thyristor structure solar cells
JP3173392B2 (ja) 太陽電池素子及びその製造方法