JPS6065363A - 共用ｃｈｐアクセス制御方式 - Google Patents

共用ｃｈｐアクセス制御方式

Info

Publication number
JPS6065363A
JPS6065363A JP58173624A JP17362483A JPS6065363A JP S6065363 A JPS6065363 A JP S6065363A JP 58173624 A JP58173624 A JP 58173624A JP 17362483 A JP17362483 A JP 17362483A JP S6065363 A JPS6065363 A JP S6065363A
Authority
JP
Japan
Prior art keywords
shared
access
virtual
channel processing
processing device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58173624A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0126103B2 (enrdf_load_stackoverflow
Inventor
Yukiyoshi Omura
大村　幸好
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58173624A priority Critical patent/JPS6065363A/ja
Publication of JPS6065363A publication Critical patent/JPS6065363A/ja
Publication of JPH0126103B2 publication Critical patent/JPH0126103B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP58173624A 1983-09-20 1983-09-20 共用ｃｈｐアクセス制御方式 Granted JPS6065363A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58173624A JPS6065363A (ja) 1983-09-20 1983-09-20 共用ｃｈｐアクセス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58173624A JPS6065363A (ja) 1983-09-20 1983-09-20 共用ｃｈｐアクセス制御方式

Publications (2)

Publication Number Publication Date
JPS6065363A true JPS6065363A (ja) 1985-04-15
JPH0126103B2 JPH0126103B2 (enrdf_load_stackoverflow) 1989-05-22

Family

ID=15964057

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58173624A Granted JPS6065363A (ja) 1983-09-20 1983-09-20 共用ｃｈｐアクセス制御方式

Country Status (1)

Country Link
JP (1) JPS6065363A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62140145A (ja) * 1985-12-14 1987-06-23 Nec Corp 仮想計算機システム

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52105741A (en) * 1976-03-02 1977-09-05 Nec Corp Input and output sharing device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52105741A (en) * 1976-03-02 1977-09-05 Nec Corp Input and output sharing device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62140145A (ja) * 1985-12-14 1987-06-23 Nec Corp 仮想計算機システム

Also Published As

Publication number Publication date
JPH0126103B2 (enrdf_load_stackoverflow) 1989-05-22

Similar Documents

Publication Publication Date Title
US5640600A (en) Storage controller and bus control method for use therewith
CA1207461A (en) Co-processor combination
ES2336892T3 (es) Sustitucion logica del control del procesador en un entorno informatico emulado.
US6711605B2 (en) Multi OS configuration method and computer system
CA2012400C (en) Command delivery for a computing system
JPS6258341A (ja) 入出力割込処理方式
US5228127A (en) Clustered multiprocessor system with global controller connected to each cluster memory control unit for directing order from processor to different cluster processors
JPS61202269A (ja) デ−タ処理システム
JPH0430053B2 (enrdf_load_stackoverflow)
JPH0394321A (ja) アクセス制御方法
US5146605A (en) Direct control facility for multiprocessor network
US5305442A (en) Generalized hierarchical architecture for bus adapters
EP1410170B1 (en) Logical substitution of processor control in an emulated computing environment
JP3066753B2 (ja) 記憶制御装置
JPS6065363A (ja) 共用ｃｈｐアクセス制御方式
JPH02130666A (ja) マルチプロセッサシステムのシステム再構成方式
JPS6049352B2 (ja) デ−タ処理装置
US7237099B2 (en) Multiprocessor system having a plurality of control programs stored in a continuous range of addresses of a common memory and having identification registers each corresponding to a processor and containing data used in deriving a starting address of a CPU-linked interrupt handler program to be executed by the corresponding processor
EP0316251B1 (en) Direct control facility for multiprocessor network
EP0766171A1 (en) Information handling system including efficient power on initialization
JPS603049A (ja) バスインタ−フエ−ス装置
US20020032821A1 (en) Management of interruptions in a computer platform
JPH0290331A (ja) 仮想計算機システムのためのプロセツサ間通信命令処理装置
Märgner et al. High Level Microprogramming in I370
Hughes et al. Multi-processor systems