JPS605397Y2 - デ−タ転送バッファ回路 - Google Patents
デ−タ転送バッファ回路Info
- Publication number
- JPS605397Y2 JPS605397Y2 JP19030680U JP19030680U JPS605397Y2 JP S605397 Y2 JPS605397 Y2 JP S605397Y2 JP 19030680 U JP19030680 U JP 19030680U JP 19030680 U JP19030680 U JP 19030680U JP S605397 Y2 JPS605397 Y2 JP S605397Y2
- Authority
- JP
- Japan
- Prior art keywords
- data
- buffer
- counter
- output
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Information Transfer Systems (AREA)
- Computer And Data Communications (AREA)
- Communication Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19030680U JPS605397Y2 (ja) | 1980-12-29 | 1980-12-29 | デ−タ転送バッファ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19030680U JPS605397Y2 (ja) | 1980-12-29 | 1980-12-29 | デ−タ転送バッファ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57123536U JPS57123536U (enExample) | 1982-08-02 |
| JPS605397Y2 true JPS605397Y2 (ja) | 1985-02-19 |
Family
ID=29994674
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19030680U Expired JPS605397Y2 (ja) | 1980-12-29 | 1980-12-29 | デ−タ転送バッファ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS605397Y2 (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6275860A (ja) * | 1985-09-30 | 1987-04-07 | Toshiba Corp | デ−タ転送制御装置 |
-
1980
- 1980-12-29 JP JP19030680U patent/JPS605397Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57123536U (enExample) | 1982-08-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3209330A (en) | Data processing apparatus including an alpha-numeric shift register | |
| SU517278A3 (ru) | Цифрова вычислительна машина дл обработки данных | |
| US4295203A (en) | Automatic rounding of floating point operands | |
| JPS605397Y2 (ja) | デ−タ転送バッファ回路 | |
| JPH0413735B2 (enExample) | ||
| US4800491A (en) | Register-stack apparatus | |
| US4458325A (en) | Calculator capable of calculating with additional externally instructed units | |
| US3555256A (en) | Automatic electronic counter apparatus | |
| GB1406312A (en) | Memory device | |
| JPS5745641A (en) | Buffer register | |
| US3624375A (en) | Binary coded decimal to binary conversion apparatus | |
| JPS6132435Y2 (enExample) | ||
| JPS5860354A (ja) | 乗算装置 | |
| SU894715A1 (ru) | Микропроцессор | |
| JPH02137183A (ja) | 先入れ先出し記憶装置 | |
| JPH0746309B2 (ja) | デ−タ処理装置 | |
| EP0252042B1 (en) | Method and apparatus for determining in a computer which of a number of programmes are allowed to utilise a rapid access memory | |
| JPS5862685A (ja) | 画像メモリ装置 | |
| SU896691A1 (ru) | Устройство дл определени местоположени ошибок в строке матричного накопител | |
| SU903877A1 (ru) | Устройство микропрограммного управлени | |
| JPS5944671B2 (ja) | 電子式卓上計算器等における出力制御装置 | |
| JPH02237239A (ja) | ビット・エラー・レイト計算機 | |
| JPH0636164B2 (ja) | Fft演算装置 | |
| JPS5617442A (en) | Parity error processing system | |
| JPS6224816B2 (enExample) |