JPS6037063A - 論理シミユレ−タ - Google Patents

論理シミユレ−タ

Info

Publication number
JPS6037063A
JPS6037063A JP58144776A JP14477683A JPS6037063A JP S6037063 A JPS6037063 A JP S6037063A JP 58144776 A JP58144776 A JP 58144776A JP 14477683 A JP14477683 A JP 14477683A JP S6037063 A JPS6037063 A JP S6037063A
Authority
JP
Japan
Prior art keywords
counter
signal
simulation
flag
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58144776A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0524546B2 (enrdf_load_stackoverflow
Inventor
Masahiko Koike
小池　誠彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP58144776A priority Critical patent/JPS6037063A/ja
Publication of JPS6037063A publication Critical patent/JPS6037063A/ja
Publication of JPH0524546B2 publication Critical patent/JPH0524546B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP58144776A 1983-08-08 1983-08-08 論理シミユレ−タ Granted JPS6037063A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58144776A JPS6037063A (ja) 1983-08-08 1983-08-08 論理シミユレ−タ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58144776A JPS6037063A (ja) 1983-08-08 1983-08-08 論理シミユレ−タ

Publications (2)

Publication Number Publication Date
JPS6037063A true JPS6037063A (ja) 1985-02-26
JPH0524546B2 JPH0524546B2 (enrdf_load_stackoverflow) 1993-04-08

Family

ID=15370162

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58144776A Granted JPS6037063A (ja) 1983-08-08 1983-08-08 論理シミユレ−タ

Country Status (1)

Country Link
JP (1) JPS6037063A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6086046A (ja) * 1983-10-19 1985-05-15 Sumitomo Electric Ind Ltd 光フアイバ−用ガラス母材の製造法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6086046A (ja) * 1983-10-19 1985-05-15 Sumitomo Electric Ind Ltd 光フアイバ−用ガラス母材の製造法

Also Published As

Publication number Publication date
JPH0524546B2 (enrdf_load_stackoverflow) 1993-04-08

Similar Documents

Publication Publication Date Title
US4306286A (en) Logic simulation machine
US4656580A (en) Logic simulation machine
CN109783954B (zh) 一种ies联合fpga硬件仿真加速系统
Jephson et al. A three-value computer design verification system
JPH05505268A (ja) デイジーチェーン制御付ニューラルネットワーク
KR101418162B1 (ko) Ｈｄｌ 환경을 위한 글로벌 클록 핸들러 객체
US8027828B2 (en) Method and apparatus for synchronizing processors in a hardware emulation system
US7395197B2 (en) Verification method and system for logic circuit
US6782355B1 (en) Apparatus for improving concurrent behavior modeling with emulation
US7162403B2 (en) System and method for efficiently tracing simulation data in hardware acceleration simulation systems
JPS6037063A (ja) 論理シミユレ−タ
CN105930584A (zh) 一种计算机组成与系统结构的虚拟实验平台及其实现方法
JPS60173483A (ja) 論理回路シミュレーション装置
JP3212709B2 (ja) ロジックシミュレーション装置
CN113626885A (zh) Mcu多源写操作控制方法、系统、终端及存储介质
Koike et al. HAL: A high-speed logic simulation machine
JP2729061B2 (ja) シミュレーション装置のゼロ遅延演算処理方式
JPS6311715B2 (enrdf_load_stackoverflow)
JPS5969850A (ja) 図的言語を用いた回路シミユレ−シヨン方法
JPH043229A (ja) 論理シミュレーション装置
Hayes The discovery of debugging
JPS6235699B2 (enrdf_load_stackoverflow)
Rouse A simulation and diagnosis system incorporating various time delay models and functional elements
KR950703177A (ko) 거대병렬 컴퓨터 장치(advanced massively-parallel computer apparatus)
Alessi Common DMA Engine Interface