JPS6035856A - 情報量計数用メモリスイツチ方式 - Google Patents
情報量計数用メモリスイツチ方式Info
- Publication number
- JPS6035856A JPS6035856A JP14341083A JP14341083A JPS6035856A JP S6035856 A JPS6035856 A JP S6035856A JP 14341083 A JP14341083 A JP 14341083A JP 14341083 A JP14341083 A JP 14341083A JP S6035856 A JPS6035856 A JP S6035856A
- Authority
- JP
- Japan
- Prior art keywords
- information
- memory
- time slot
- data
- data frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/02—Details
- H04L12/14—Charging, metering or billing arrangements for data wireline or wireless communications
- H04L12/1403—Architecture for metering, charging or billing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/02—Details
- H04L12/14—Charging, metering or billing arrangements for data wireline or wireless communications
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14341083A JPS6035856A (ja) | 1983-08-05 | 1983-08-05 | 情報量計数用メモリスイツチ方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14341083A JPS6035856A (ja) | 1983-08-05 | 1983-08-05 | 情報量計数用メモリスイツチ方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6035856A true JPS6035856A (ja) | 1985-02-23 |
| JPS6366100B2 JPS6366100B2 (cg-RX-API-DMAC7.html) | 1988-12-19 |
Family
ID=15338120
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14341083A Granted JPS6035856A (ja) | 1983-08-05 | 1983-08-05 | 情報量計数用メモリスイツチ方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6035856A (cg-RX-API-DMAC7.html) |
-
1983
- 1983-08-05 JP JP14341083A patent/JPS6035856A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6366100B2 (cg-RX-API-DMAC7.html) | 1988-12-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7315550B2 (en) | Method and apparatus for shared buffer packet switching | |
| US4901308A (en) | Digital bridge for a time slot interchange digital switched matrix | |
| EP0323248A2 (en) | Time division switching for multi-channel calls using two time switch memories acting as a frame aligner | |
| JP2551451B2 (ja) | ハイブリッド型時分割多重スイッチング装置 | |
| JPH02111138A (ja) | バッファキュー書込みポインタ制御回路 | |
| US4190742A (en) | Process and apparatus for producing conference connections in a PCM time multiplex switching system | |
| US4825433A (en) | Digital bridge for a time slot interchange digital switched matrix | |
| JPS6335057A (ja) | プログラム可能マルチプレクサ | |
| IE54935B1 (en) | A tine division automatic exchange system | |
| JPS6035856A (ja) | 情報量計数用メモリスイツチ方式 | |
| JPH10262272A (ja) | 時分割多重化通信媒体の簡単なインターフェース | |
| US4575845A (en) | Time division multiplex conferencer | |
| US5691977A (en) | Virtual channel converter and VCC table access method | |
| RU2180992C2 (ru) | Переключатель с однобитовым разрешением | |
| KR100413054B1 (ko) | 사용자 데이터 스위칭 방법 및 장치 | |
| JP2001515670A (ja) | 時間スイッチ段及びスイッチ | |
| JPH01270431A (ja) | 高速パケット交換スイッチ | |
| JPS5853838B2 (ja) | 時分割通話路装置 | |
| US20010006521A1 (en) | Group switching system for multiple-channel data | |
| CA1121895A (en) | Arrangement for conversion of random to fixed data channel format | |
| JP2928321B2 (ja) | メモリスイッチ制御方式 | |
| JP2871646B2 (ja) | Atmトラヒックシェーパ回路 | |
| JPS6382195A (ja) | 時間スイツチ構成方式 | |
| JP3116587B2 (ja) | Atmセル処理回路 | |
| JPS6212299A (ja) | タイムスロツト順序保存方法 |