JPS6028328A - 蓄積加算装置 - Google Patents
蓄積加算装置Info
- Publication number
- JPS6028328A JPS6028328A JP13822383A JP13822383A JPS6028328A JP S6028328 A JPS6028328 A JP S6028328A JP 13822383 A JP13822383 A JP 13822383A JP 13822383 A JP13822383 A JP 13822383A JP S6028328 A JPS6028328 A JP S6028328A
- Authority
- JP
- Japan
- Prior art keywords
- output
- memory
- adder
- adders
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 claims abstract description 20
- 108010076504 Protein Sorting Signals Proteins 0.000 claims description 7
- 238000009825 accumulation Methods 0.000 claims description 2
- 230000001133 acceleration Effects 0.000 abstract 1
- 230000003247 decreasing effect Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 2
- 238000000605 extraction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K25/00—Pulse counters with step-by-step integration and static storage; Analogous frequency dividers
Landscapes
- Error Detection And Correction (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13822383A JPS6028328A (ja) | 1983-07-26 | 1983-07-26 | 蓄積加算装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13822383A JPS6028328A (ja) | 1983-07-26 | 1983-07-26 | 蓄積加算装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6028328A true JPS6028328A (ja) | 1985-02-13 |
JPH0153935B2 JPH0153935B2 (enrdf_load_stackoverflow) | 1989-11-16 |
Family
ID=15216963
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13822383A Granted JPS6028328A (ja) | 1983-07-26 | 1983-07-26 | 蓄積加算装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6028328A (enrdf_load_stackoverflow) |
-
1983
- 1983-07-26 JP JP13822383A patent/JPS6028328A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0153935B2 (enrdf_load_stackoverflow) | 1989-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH04230545A (ja) | アドレス生成回路 | |
EP0416869B1 (en) | Digital adder/accumulator | |
JPS59157811A (ja) | デ−タ補間回路 | |
US3914588A (en) | Digital filters | |
GB1387015A (en) | Digital filters | |
JP3003467B2 (ja) | 演算装置 | |
US4336600A (en) | Binary word processing method using a high-speed sequential adder | |
US5787497A (en) | Direct memory access control device for a ring buffer | |
GB1254929A (en) | Improvements in or relating to digital computers | |
JPS6028328A (ja) | 蓄積加算装置 | |
TW425526B (en) | Carry increment adder using clock phase | |
JPS5896343A (ja) | デ−タスキユウバツフアカイロ | |
JP2709356B2 (ja) | 画像処理方法 | |
CN117474055A (zh) | 神经网络算法的处理系统、数据处理方法和电子设备 | |
US6480912B1 (en) | Method and apparatus for determining the number of empty memory locations in a FIFO memory device | |
JPH0767063B2 (ja) | デジタル信号処理回路 | |
US4361840A (en) | Circuit arrangement for a radar for automatic recognition of moving targets | |
JPH04314209A (ja) | ディジタルビット直列信号処理のための回路装置 | |
JP3150689B2 (ja) | Rom式ディジタル演算回路 | |
JPS61105640A (ja) | 並列補数回路 | |
CN116156338A (zh) | 影像感测系统以及影像感测资料处理方法 | |
JPH0637592A (ja) | ディジタルフィルタ設計法 | |
US4933894A (en) | Circuit and method for adding binary numbers with a difference of one or less | |
JPS613072A (ja) | デジタル位相検出装置 | |
JP4428819B2 (ja) | 多入力データソーティング回路 |