JPS60263483A - Light-emitting diode aligned material - Google Patents

Light-emitting diode aligned material

Info

Publication number
JPS60263483A
JPS60263483A JP59121060A JP12106084A JPS60263483A JP S60263483 A JPS60263483 A JP S60263483A JP 59121060 A JP59121060 A JP 59121060A JP 12106084 A JP12106084 A JP 12106084A JP S60263483 A JPS60263483 A JP S60263483A
Authority
JP
Japan
Prior art keywords
light
emitting diodes
wiring
substrate
light emitting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59121060A
Other languages
Japanese (ja)
Other versions
JPH0680839B2 (en
Inventor
Shigeru Sakaguchi
茂 坂口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Sanyo Electric Co Ltd
Sanyo Electric Co Ltd
Sanyo Denki Co Ltd
Original Assignee
Tokyo Sanyo Electric Co Ltd
Tottori Sanyo Electric Co Ltd
Sanyo Electric Co Ltd
Sanyo Denki Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Sanyo Electric Co Ltd, Tottori Sanyo Electric Co Ltd, Sanyo Electric Co Ltd, Sanyo Denki Co Ltd filed Critical Tokyo Sanyo Electric Co Ltd
Priority to JP12106084A priority Critical patent/JPH0680839B2/en
Priority to US06/742,584 priority patent/US4733127A/en
Publication of JPS60263483A publication Critical patent/JPS60263483A/en
Publication of JPH0680839B2 publication Critical patent/JPH0680839B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B41PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41JTYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/435Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by selective application of radiation to a printing material or impression-transfer material
    • B41J2/447Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by selective application of radiation to a printing material or impression-transfer material using arrays of radiation sources
    • B41J2/45Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by selective application of radiation to a printing material or impression-transfer material using arrays of radiation sources using light-emitting diode [LED] or laser arrays
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/075Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
    • H01L25/0753Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/15Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission
    • H01L27/153Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Optics & Photonics (AREA)
  • Health & Medical Sciences (AREA)
  • General Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Dot-Matrix Printers And Others (AREA)
  • Printers Or Recording Devices Using Electromagnetic And Radiation Means (AREA)
  • Led Device Packages (AREA)
  • Led Devices (AREA)

Abstract

PURPOSE:To obtain a light-emitting diode aligned material having a good heat radiating property and easy to perform a common wiring and a lead-out of terminal by a method wherein plural monolithic light-emitting diodes, which are placed and fixed on part of the substrate, and multilayer wiring parts, which are provided on the same surface of the substrate excluding the placing part for the light-emitting diodes and the periphery thereof, are provided. CONSTITUTION:Single layer wiring layers 2 and 3 are provided on a substrate 1 of ceramics and so forth and monolithic light-emitting diodes, from which wirings are performed to the single layer wiring layers 3 using fine metal wires 5, are placed on the wiring layer 2. Driving elements 6, which are disposed on both sides of the diodes 4, control the lighting of the light-emitting diodes 4. Multilayer wiring parts 7 are provided at the peripheral edge parts only of the substrate 1. 64-128 pieces of aligned light- emitting points are formed on the light-emitting diodes 4, such as the elements having the length of 1-8mum and consisting of GaAsP, by a selective diffusion and the light- emitting diodes with the light-emitting points are disposed in the center of the substrate 1 as a monolithic type. According to this way, even when the light-emitting diodes are placed in high density, the heat radiation is good and the wiring is not damaged, and moreover, the degree of sufficient freedom in a wiring to the common wiring and the terminal part can be obtained.

Description

【発明の詳細な説明】 イ)産業上の利用分野 本発明は、特に高密度モノリシック発光ダイオードの載
置に好適な発光ダイオード配列体に関する。
DETAILED DESCRIPTION OF THE INVENTION A) Field of Industrial Application The present invention relates to a light emitting diode array particularly suitable for mounting high-density monolithic light emitting diodes.

口》 従来技術 従来例えば日経エレクトロニクス誌1984年4月9日
号92頁に記載されている如く、発光ダイオードプリン
タ用ヘッドとして長尺の発光ダイオード配列体がある。
BACKGROUND OF THE INVENTION As described in Nikkei Electronics Magazine, April 9, 1984, page 92, there is a long light emitting diode array as a head for a light emitting diode printer.

このような発光ダイオード配列体は、第2図に示すよう
にセラミック等の基板(11)にモノリシック型の発光
ダイオード(14)(14)・・と駆動素子(16)(
16)・・・を多数配列載置してある。
As shown in FIG. 2, such a light emitting diode array consists of monolithic light emitting diodes (14) (14) and driving elements (16) (
16)... are arranged in large numbers.

このような場合、第315!3に示すように基板(2】
)にハーIl+の配線(23>(23)・・・しか設け
ていない。発光表示器用のセラミック基板としては例え
ば特公昭57−48869号公報の如く印刷により多層
配線をする事が示されているけれど、このような配線が
許されるのはこの公報の如くハイブリッド型の発光ダイ
オードが点在している場合に限られていた。
In such a case, as shown in No. 315!3, the substrate (2)
) is provided with only half Il+ wiring (23>(23)...) As a ceramic substrate for a light emitting display, for example, Japanese Patent Publication No. 57-48869 discloses multilayer wiring by printing. However, such wiring is allowed only when hybrid light emitting diodes are scattered, as in this publication.

これはモノリシック型の発光ダイオードでは従来大型(
又は長尺》の表示器が考えられなかった事もあるが、多
層配線では放熱性が悪くまた微細パターンが得られない
事も理由にあげられていた.しかし多層配線を用いると
特に共通配線や端子導出において配線自由度が高くなる
等の有利な点かあるので、これを生かしたいと考え本願
に至った。
This is conventionally large for monolithic light emitting diodes (
The reason for this was that a display with a "long or long length" could not be considered, but other reasons were also cited, such as poor heat dissipation with multilayer wiring and the inability to obtain fine patterns. However, since there are advantages to using multilayer wiring, such as a higher degree of freedom in wiring, especially in common wiring and terminal derivation, we decided to take advantage of this and came up with the present application.

ハ)考案の目的 本発明は上記の点を考慮してなされたもので、モノリシ
ック型の発光ダイオードを用い放熱性がよく、共通配線
や端子導出の行ないやすい発光ダイオード配列体を提供
するものである。
C) Purpose of the invention The present invention has been made in consideration of the above points, and provides a light emitting diode array that uses monolithic light emitting diodes, has good heat dissipation, and is easy to conduct common wiring and lead out terminals. .

二〉 考案の構成 本発明はモノリシック型の発光ダイオードの載置部から
離隔した同−基板面十に多層配線部を設けるものであり
、以下本発明を実施例に基づいて詳細に説明する。
2> Structure of the invention The present invention provides a multilayer wiring section on the surface of a monolithic light emitting diode substrate that is spaced from the mounting section.The present invention will be described in detail below based on embodiments.

ホ)実施例 第1図は本発明実施例の発光ダイオード配列体の断面図
で発光ダイオードプリンタ用へ・7ドを例にとっている
。図において〈1〉はセラミック等の基板で、(2)(
3)(3’)・・は基板上に設けられた単層配線である
。(4)は単層配線(2〉の」二に載置部1 ゎ5.、
.1.、ヮS!(5)(5)f−61ツ(3)(3)t
、;m配線が施こされたモノリシック型の発光ダイオー
ドである。(6)(6)は発光ダイオード(4)の両側
に配置された駆動素子で、発光ダイオード(4)を点灯
制御するものである。尚発光ダイオード〈4)等につい
ては後に詳述するが、複数の発光ダイオード(4)と駆
動素子(6)(6)との平面的な位置関係は一般的な発
光ダイオードプリンタ用ヘッドの場合(第2図参照)と
同じである。<7>(7)は基板の周縁部のみに設けら
れた多層配線部である。
e) Embodiment FIG. 1 is a cross-sectional view of a light emitting diode array according to an embodiment of the present invention, taking a light emitting diode printer for use as an example. In the figure, <1> is a substrate made of ceramic, etc., and (2) (
3) (3')... is a single layer wiring provided on the substrate. (4) is the single-layer wiring (2〉) and the mounting part 1 ゎ5.
.. 1. , ヮS! (5) (5) f-61tsu (3) (3) t
, ; This is a monolithic light emitting diode with m wiring. (6) (6) is a drive element arranged on both sides of the light emitting diode (4), which controls the lighting of the light emitting diode (4). Although the light emitting diodes (4) and the like will be described in detail later, the two-dimensional positional relationship between the plurality of light emitting diodes (4) and the drive elements (6) (6) is similar to that of a general light emitting diode printer head ( (See Figure 2). <7> (7) is a multilayer wiring section provided only at the periphery of the substrate.

上述の構造についてより詳細に説明する。まず基板(1
)は厚さ1+nm程度のもので、A4版プリンタの場合
、巾35111m長さ230画である。発光ダイオード
(4)を載置する単層配線(2)は10〜20μの厚み
で長d 215+nmであるが、配線を行なう単層配線
(3)(3)・・・は発光点の密度に応じて8〜12木
/画の通常ファインパターンと呼ばれる高精細密度配線
であり、例えば厚み3μmのエツチド印刷パターンでな
っている。この単層配線(3)(3)・・・は少なくと
も発光ダイオード(4)の近傍から駆動素子(6)(6
)・・・の近傍まではファインパターンであり、このフ
ァインパターン上には絶縁層などを積層焼成してはなら
ない。これは上層を設ける3− 事によって放熱特性が損なわれ、かつ焼成によってファ
インパターンがひび割れや断線が生じやすいからである
。従って表面保護を行なうのであれば硬化後に軟性のあ
るシリコン樹脂等の10とm程度の被覆を設けるにとど
めるべきである。
The above structure will be explained in more detail. First, the board (1
) has a thickness of approximately 1+nm, and in the case of an A4 size printer, it is 35111 m wide and 230 strokes long. The single-layer wiring (2) on which the light-emitting diode (4) is placed has a thickness of 10 to 20 μm and a length d of 215+ nm, but the single-layer wiring (3) (3)... for which the wiring is carried out depends on the density of light-emitting points. It is a high-definition density wiring usually called a fine pattern with 8 to 12 patterns per picture, and is, for example, an etched printing pattern with a thickness of 3 μm. These single layer wiring (3) (3)... are connected at least from the vicinity of the light emitting diode (4) to the drive element (6) (6).
)... is a fine pattern, and an insulating layer or the like must not be laminated and fired on this fine pattern. This is because the provision of the upper layer impairs the heat dissipation properties, and the fine pattern is likely to crack or break during firing. Therefore, if the surface is to be protected, a coating of about 10.0 m of soft silicone resin or the like should be provided after curing.

次に発光ダイオード(4)は巾IIIw11長許Bmn
のGaAsPからなる素子に選択拡散によって64乃至
128個の整列した発光点を形成してモノリシック型と
する。これを例えば32個−列に整列させて基板(1)
の中央に配置する。
Next, the light emitting diode (4) has a width of IIIw11 and a length of Bmn.
64 to 128 aligned light emitting points are formed in a device made of GaAsP by selective diffusion to form a monolithic device. For example, arrange these in a row of 32 pieces and form the board (1).
Place it in the center.

最後に多層配線部(7)(7)について説明する。Finally, the multilayer wiring sections (7) (7) will be explained.

図の例において、単層配線(3)(3)・・・の所望の
ものを巾広にバターニングして下層配線とし、その上に
透孔を有する絶縁層(71)(71)を形成する。
In the example shown in the figure, the desired single-layer wiring (3) (3)... is patterned into a wide pattern to form the lower layer wiring, and insulating layers (71) (71) with through holes are formed on top of it. do.

絶縁層(71)(71)は例えば結晶化がラス印刷体か
らなる10〜35μm厚の層である。その上に導電層(
72)(72)・・を形成するが絶縁層(71)の透孔
部においてはスルーホールとしての導通部(73)が形
成される。導電層(72)(72)・・・は例えば5〜
10μm厚の金ペースト印刷体によって得られ、共通配
線4− (コモンライン)や端子部が形成される。そして端子部
においては、さらにその導電層(72)上に銀パラジウ
ムペースト印刷体等からなる端子導体(74)を設ける
。このような多層配線は焼成工程が伴うが、発光ダイオ
ード(4)から充分離隔する事で積層される配線を充分
強度のある太き許とできるので、断線等は生じない。そ
して放熱特性を損なわずまた配線を損傷しないためには
、発光ダイオード(4)の巾の4倍以上発光ダイオード
(4)から離隔して多層配線部(7)(7)を設ければ
よく、かつファインパターン上に設けないようにすれば
よい。発光ダイオード(4)の周囲に駆動素子(6)(
6)が配置してあれば、発光ダイオード(4)自身の発
熱より駆動素子(6)(6)の発熱が大きく、この影響
によって発光特性が影響きれないように工夫されている
ので、駆動素子(6)(6)の載置位置を目安にそれよ
り外側(発光ダイオードのある反対側)に多層配線部を
設ければよい。
The insulating layers (71) (71) are, for example, layers of 10 to 35 μm thick made of crystallized lath printed material. On top of that is a conductive layer (
72) (72)... are formed, and a conductive part (73) as a through hole is formed in the through hole part of the insulating layer (71). The conductive layers (72) (72)... are, for example, 5-
It is obtained by a gold paste printed body having a thickness of 10 μm, and a common wiring 4- (common line) and terminal portions are formed. In the terminal portion, a terminal conductor (74) made of a silver-palladium paste print or the like is further provided on the conductive layer (72). Such multilayer wiring involves a baking process, but by separating the wiring from the light emitting diode (4) sufficiently, the wiring to be laminated can be made sufficiently strong and thick, so that disconnections and the like will not occur. In order to not impair the heat dissipation characteristics or damage the wiring, it is sufficient to provide the multilayer wiring parts (7) (7) at least four times the width of the light emitting diode (4) at a distance from the light emitting diode (4). In addition, it may be arranged not to be provided on the fine pattern. A drive element (6) (
6), the heat generated by the driving element (6) (6) is greater than that of the light emitting diode (4) itself, and the driving element (6) Using the placement position in (6) as a guide, the multilayer wiring section may be provided outside of it (on the opposite side where the light emitting diode is located).

へ) 発明の効果 以上の如く本発明は、基板と、基板の一部に載置固着さ
れた複数のモノリシック型の発光ダイオードと、発光ダ
イオードの載置部およびその周辺を除く基板の同一面に
設けられた多層配線部とを具備した発光ダイオード配列
体であるから、発光ダイオードが高密度になってもその
放熱は良好で配線も損傷する事なく、かつ共通配線や端
子部には充分の配線自由度が得られる。
(f) Effects of the Invention As described above, the present invention provides a substrate, a plurality of monolithic light emitting diodes placed and fixed on a part of the substrate, and a plurality of monolithic light emitting diodes mounted on the same surface of the substrate excluding the mounting portion of the light emitting diodes and the surrounding area. Since this is a light emitting diode array with a multi-layer wiring section, even if the light emitting diodes are densely packed, the heat dissipation is good and the wiring will not be damaged, and the common wiring and terminals have sufficient wiring. You get more freedom.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明実施例の発光ダイオード配列体の断面図
、第2図は発光ダイオード配列体の要部平面図、第3図
は従来の発光ダイオード配列体の断面図である。 (1)・・・基板、(2>(3)(3)・・・単層配線
、(4)・・・発光ダイオード、(5)(5)・・・金
属細線、(6)(6)・駆動素子、(7)(7)・・多
層配線部。 出願人 三洋電機株式会社 外1名 代理人 弁理士 佐野靜夫
FIG. 1 is a sectional view of a light emitting diode array according to an embodiment of the present invention, FIG. 2 is a plan view of a main part of the light emitting diode array, and FIG. 3 is a sectional view of a conventional light emitting diode array. (1)...Substrate, (2>(3)(3)...Single layer wiring, (4)...Light emitting diode, (5)(5)...Thin metal wire, (6)(6 )・Drive element, (7) (7)・・Multilayer wiring section. Applicant: Sanyo Electric Co., Ltd. and 1 other representative: Patent attorney: Shizuo Sano

Claims (1)

【特許請求の範囲】 1)基板と、基板の一部に載置固着された複数のモノリ
シック型の発光ダイオードと、発光ダイオードの載置部
および周辺を除く基板の同一面に設けられた多層配線部
とを具備した事を特徴とする発光ダイオード配列体。 2)前記発光ダイオードは基板の略中央部に整列して配
置され、その周囲に発光ダイオードを点灯制御する駆動
素子を配置し、その駆動素子載置部の外側にあたる基板
表面に印刷により前記多層配線部を設けた事を特徴とす
る特許 第1項記載の発光ダイオード配列体。
[Scope of Claims] 1) A substrate, a plurality of monolithic light emitting diodes mounted and fixed on a part of the substrate, and multilayer wiring provided on the same surface of the substrate excluding the mounting portion and periphery of the light emitting diodes. A light emitting diode array comprising: 2) The light-emitting diodes are arranged in a line approximately in the center of the substrate, and a drive element for controlling lighting of the light-emitting diodes is arranged around the light-emitting diodes, and the multilayer wiring is printed on the surface of the substrate outside the drive element mounting area. 1. The light emitting diode array described in Patent No. 1, characterized in that a portion is provided.
JP12106084A 1984-06-12 1984-06-12 Light emitting diode array Expired - Lifetime JPH0680839B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP12106084A JPH0680839B2 (en) 1984-06-12 1984-06-12 Light emitting diode array
US06/742,584 US4733127A (en) 1984-06-12 1985-06-07 Unit of arrayed light emitting diodes

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12106084A JPH0680839B2 (en) 1984-06-12 1984-06-12 Light emitting diode array

Publications (2)

Publication Number Publication Date
JPS60263483A true JPS60263483A (en) 1985-12-26
JPH0680839B2 JPH0680839B2 (en) 1994-10-12

Family

ID=14801844

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12106084A Expired - Lifetime JPH0680839B2 (en) 1984-06-12 1984-06-12 Light emitting diode array

Country Status (1)

Country Link
JP (1) JPH0680839B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014079939A2 (en) * 2012-11-21 2014-05-30 Osram Opto Semiconductors Gmbh Optoelectronic semiconductor component

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4888884A (en) * 1972-02-23 1973-11-21
JPS5774166A (en) * 1980-10-29 1982-05-10 Oki Electric Ind Co Ltd Array head of light emitting diode

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4888884A (en) * 1972-02-23 1973-11-21
JPS5774166A (en) * 1980-10-29 1982-05-10 Oki Electric Ind Co Ltd Array head of light emitting diode

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014079939A2 (en) * 2012-11-21 2014-05-30 Osram Opto Semiconductors Gmbh Optoelectronic semiconductor component
WO2014079939A3 (en) * 2012-11-21 2014-08-28 Osram Opto Semiconductors Gmbh Optoelectronic semiconductor component
CN104798441A (en) * 2012-11-21 2015-07-22 欧司朗光电半导体有限公司 Optoelectronic semiconductor component
US9871075B2 (en) 2012-11-21 2018-01-16 Osram Opto Semiconductors Gmbh Optoelectronic semiconductor component
US9997559B2 (en) 2012-11-21 2018-06-12 Osram Opto Semiconductors Gmbh Optoelectronic semiconductor component
DE112013005569B4 (en) 2012-11-21 2024-07-18 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Optoelectronic semiconductor device

Also Published As

Publication number Publication date
JPH0680839B2 (en) 1994-10-12

Similar Documents

Publication Publication Date Title
JP2717903B2 (en) Light emitting board
WO1995032866A1 (en) Thermal printing head, substrate used therefor and method for producing the substrate
JPS60263483A (en) Light-emitting diode aligned material
JPS6221559A (en) Thermal head
JPS6225067A (en) Electrode forming method for thermal head
JP3362234B2 (en) Electronic component and method of manufacturing the same
US4990935A (en) Thermal head
US5781220A (en) Thermal head
JPS6072281A (en) Led substrate
JP2759730B2 (en) Printed circuit board
JPS592865A (en) Thermal heat to be carried on driver
JPS5934510B2 (en) thermal head
JPH0632932B2 (en) Method of manufacturing thermal head
JPH0536289Y2 (en)
JPH03121862A (en) Thermal head
JPH06166210A (en) Optical print head mounting structure
JPH0680840B2 (en) Optical printer head
JPS62142665A (en) Optical printer head
JPH06286187A (en) Thermal head
JPS60236767A (en) Thermal printing head
JPH08150751A (en) Thermal head and its preparation
JPH0564906A (en) Thermal print head
JPH0517895Y2 (en)
JPS58158273A (en) Thermal head
JPS63263776A (en) Light emitting diode arrayed head

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term