JPS60252963A - State supervisory controlling system - Google Patents

State supervisory controlling system

Info

Publication number
JPS60252963A
JPS60252963A JP59109916A JP10991684A JPS60252963A JP S60252963 A JPS60252963 A JP S60252963A JP 59109916 A JP59109916 A JP 59109916A JP 10991684 A JP10991684 A JP 10991684A JP S60252963 A JPS60252963 A JP S60252963A
Authority
JP
Japan
Prior art keywords
signals
signal
state
register
controlling
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP59109916A
Other languages
Japanese (ja)
Inventor
Kazushi Sakamoto
一志 坂本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59109916A priority Critical patent/JPS60252963A/en
Publication of JPS60252963A publication Critical patent/JPS60252963A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To set combination of supervised signals and designation of output controlling signals freely and better supervisory function by storing designation of controlling signals for supervision. CONSTITUTION:A supervised signal AC is supplied to the address register 11 for reading of a storing device 10 and reads out a controlling signal for supervision stored in the storing device 10. A history memory 15 stores the state of required signals inputted from a signal line 16 every cycle and holds the state of the latest several cycles at all times. A register 21 can be set from outside, and compared with the value of a counting circuit 20 in a comparator circuit 22, and a coincidence signal 23 is outputted. A gate (clock control) 24 is controlled by the coincidence signal 23, and clock signals are controlled. Thus, operation of necessary circuit can be stopped when events that gives controlling output O1 (combination of state of signals A-C) occurred number of times designated by set value of the register 21.

Description

【発明の詳細な説明】 fa)産業上の利用分野 本発明は情報処理装置等の電子装置に係り、特にそのよ
うな装置の内部の動作状態を監視するための制御方式に
関する。
DETAILED DESCRIPTION OF THE INVENTION fa) Industrial Application Field The present invention relates to electronic devices such as information processing devices, and particularly to a control method for monitoring the internal operating state of such devices.

電子計算機システムを構成する中央処理装置その他の、
比較的複雑な構成を有する電子装置においては、その内
部の動作を監視して、異常状態を適切なタイミングで検
出し、又その異常に関連する情報を速やかに収集する等
の手段が、その装置の可用性を向上するために重要であ
る。
Central processing units and other components that make up electronic computer systems,
In electronic devices with relatively complex configurations, there are ways to monitor their internal operations, detect abnormal conditions at appropriate timing, and promptly collect information related to the abnormalities. is important to improve availability.

本発明はそのような手段として有効な監視制御方式に関
する。
The present invention relates to a supervisory control system that is effective as such a means.

fbl従来の技術 前記のような監視機能として、従来の装置においては、
主要な部分にはそれぞれ個別の異常監視回路を設け、又
所定の期間の被監視信号の状態を記録する機能、指定の
プログラムアドレスで動作を停止する機能、その時の内
部状態を読み出す機能、或いはプログラムを1ステツプ
づつ歩進する機能等を設けている。
fblPrior Art As the above-mentioned monitoring function, in the conventional device,
Each main part is equipped with an individual abnormality monitoring circuit, and also has a function to record the state of the monitored signal for a predetermined period, a function to stop operation at a specified program address, a function to read the internal state at that time, or a function to read the internal state at that time. It has a function to advance one step at a time.

tc+発明が解決しようとする問題点 それらの従来の監視機能は一般に、被監視装置の設計の
時点で定めた、被監視信号又は被監視信号の組合せ等に
固定された監視機能が提供されている。しかし、装置構
成が複雑になると、内部における信号の組合せの数は膨
大になり、その内の特定の組合せにおいて異常状態を現
出することが一般に経験されるようになる。
Problems to be solved by the tc+ invention Generally, those conventional monitoring functions are provided with a fixed monitoring function for a monitored signal or a combination of monitored signals, etc., which is determined at the time of designing the monitored device. . However, as the device configuration becomes more complex, the number of internal signal combinations becomes enormous, and it is common to experience that an abnormal state occurs in a particular combination of the signals.

そのような事象を捕捉するために、特定の被監視信号の
組合せの特定状態を指定して、ある信号を発生させる機
能が必要になる。又、その結果捕捉された状態によって
は、更に被監視信号の組合せを変更して監視することも
必要になる場合がある。しかし従来は、このように被監
視信号の条件等を自由に設定する手段がなかった。
In order to capture such events, a function is required to specify a particular state of a particular combination of monitored signals and generate a certain signal. Furthermore, depending on the state captured as a result, it may be necessary to further change the combination of monitored signals for monitoring. However, in the past, there was no means to freely set the conditions of the monitored signal in this way.

本発明は、被監視信号の組合せ条件の設定、及び所定の
信号条件の場合に発生すべき信号の設定の自由度の大き
な監視制御方式を提供して、上記のような従来の状態監
視機能の問題点を改善するものである。
The present invention provides a supervisory control method with a large degree of freedom in setting combination conditions of monitored signals and in setting signals to be generated under predetermined signal conditions. This is to improve the problem.

td1問題点を解決するための手段 この目的は、電子装置の動作状態の監視に際し、記憶装
置、上記電子装置内の被監視信号によってアドレス信号
を構成する手段、上記記憶装置の、該アドレス信号によ
って指定される位置の記憶内容を読み出す手段、及び該
記憶内容によって制御信号を発生する手段を有する、本
発明の状態監視制御方式によって達成される。
TD1 Means for Solving Problems This purpose is to provide a storage device, a means for configuring an address signal based on a monitored signal in the electronic device, and a means for configuring an address signal from the address signal of the storage device when monitoring the operating state of an electronic device. This is achieved by the state monitoring control system of the present invention, which has means for reading the stored content at a designated location and means for generating a control signal based on the stored content.

[fl)作用 即ち、一般に複数の被監視信号の組合せを、アドレスと
してアクセスできる記憶装置を設け、該アドレスの記憶
内容には、被監視信号の該アドレスに対応する特定状態
において発生する必要のある、監視用の制御信号の指定
を記憶できるようにする。従って、この記憶内容を書き
換えることにより、被監視信号の全組合せについて自由
に条件を設定することができる。
[fl) Effect: In general, a storage device is provided that can access a combination of a plurality of monitored signals as an address, and the stored contents of the address include information that needs to occur in a specific state corresponding to the address of the monitored signal. , the designation of control signals for monitoring can be stored. Therefore, by rewriting this stored content, conditions can be freely set for all combinations of monitored signals.

(fl実施例 第1図は本発明の一実施例を示すブロック図である。図
は説明のために被監視信号をA、B、Cの3個とし、そ
の状態に応じて、2個の制御信号出力0゜、01を指定
可能としである。
(fl Embodiment FIG. 1 is a block diagram showing an embodiment of the present invention. For the sake of explanation, the figure assumes that there are three signals to be monitored, A, B, and C, and two signals are monitored depending on the state. The control signal output can be specified as 0° or 01.

被監視信号A、B、Cは記憶装置10の読み出し用アド
レスレジスタ11に接続されていて、この装置の各動作
サイクルごとにアドレスレジスタ11に設定され、記憶
装置10の読み出しを制御する。
Monitored signals A, B, and C are connected to a reading address register 11 of the storage device 10, and are set in the address register 11 for each operation cycle of this device to control reading of the storage device 10.

記憶装置10は本例では8語で構成され、各語には0い
0.に対応する2ビツトが記憶され、読出しデータレジ
スタ18に読み出される。
In this example, the storage device 10 consists of 8 words, each word having 0, 0, . The two bits corresponding to the data are stored and read into the read data register 18.

制御出力O0は、例えば信号線12、ゲート13を経て
、信号線14により、履歴記11!15の記憶更新を停
止するのに使用される。
The control output O0 is used, for example, via the signal line 12, the gate 13, and the signal line 14 to stop the memory update of the history records 11!15.

履歴記憶15は信号線16から入力する所要の信号の状
態を、毎サイクル記憶して、常時最近の数サイクルの状
態を保持することにより、障害探索等に使用されるもの
であるが、信号線14オンで指定された場合には、以後
の更新を停止し、従ってその時から数サイクル前までの
状態が保存される。
The history memory 15 stores the state of the required signal input from the signal line 16 every cycle, and is used for fault searching etc. by always holding the state of the last few cycles. If 14 is specified as ON, subsequent updates are stopped, and the state from that time until several cycles ago is saved.

信号線17は例えば手動スイフチに接続して、制御出力
0゜の有効化を制御するのに使う。
The signal line 17 is connected to a manual switch, for example, and is used to control activation of the control output 0°.

制御出力01は、例えば計数回路20に接続し、O3の
出現回数を計数するのに使用する。
Control output 01 is connected to, for example, a counting circuit 20 and used to count the number of times O3 appears.

レジスタ21に外部から計数値を設定可能とし、比較回
路22で計数回路20の値と比較して一致信号23を出
すように構成し、一致信号23で例えばゲート24を制
御することによりクロック信号を制御すれば、制御出力
0.を出す事象(信号A、B、Cの状態組合せ)がレジ
スタ21の設定値で指定した回数発生した時に所要の回
路の動作を停止することができる。
A count value can be externally set in the register 21, and a comparison circuit 22 compares it with the value of the counting circuit 20 to output a coincidence signal 23. The coincidence signal 23 controls, for example, a gate 24 to generate a clock signal. If controlled, the control output will be 0. The operation of a required circuit can be stopped when an event (a combination of states of signals A, B, and C) that generates occurs the number of times specified by the setting value of the register 21.

第2図は被監視信号A、B、Cの状態組合せをアドレス
として読み出される記憶装置flOの各語の0゜、0.
の指定例を示すものであり、第2図(a)はOoが信号
Aに一致し、0.は信号Aが1°且つB=Cの場合を出
力°1° とする。(b)は0゜が(alの01と同一
であり、01は信号Aに無関係に信号B=Cを検出して
いる他の例である。
FIG. 2 shows 0°, 0..
In FIG. 2(a), Oo corresponds to signal A, and 0. When the signal A is 1° and B=C, the output is 1°. (b) is another example in which 0° is the same as 01 of (al), and 01 detects signal B=C regardless of signal A.

記憶装置10は、書込みアドレスレジスタ30にアドレ
スを、書込みデータレジスタ31にデータ(0゜、0、
)を設定して、書込み指定信号32を有効化することに
より、記憶内容を更新できるようにし、例えば第2図体
)のように設定して調査した後、記憶装WlOを第2図
(b)のように書き換えて、調査を進めることができる
The storage device 10 stores an address in a write address register 30 and data (0°, 0,
) and enable the write designation signal 32 to enable the memory contents to be updated. For example, after setting and investigating as shown in figure 2), write the memory device WlO as shown in figure 2(b). You can proceed with the investigation by rewriting it as follows.

以上の説明における出力信号(0゜、or)の数、及び
その信号による被制御回路の機能等は本発明のを動性を
示す一実施例であって、これに限定されるものではない
。例えば、本発明の構成は、被監視信号の組合せとして
、正常な動作では出現すべきではない状態組合せを検出
して、所要の処理を開始するための制御信号出力の発生
等にも使用することができる。
The number of output signals (0°, or) and the functions of the controlled circuit based on the signals in the above description are an example of the dynamic nature of the present invention, and are not limited thereto. For example, the configuration of the present invention can also be used to detect a combination of states that should not appear in normal operation as a combination of monitored signals, and to generate a control signal output to start a required process. Can be done.

1g)発明の効果 以上の説明から明らかなように本発明によれば、被監視
信号の組合せ及び出力制御信号の指定を自由に設定する
ことによる監視機能の改善によって、電子装置の可用性
を向上するという著しい工業的効果がある。
1g) Effects of the Invention As is clear from the above description, according to the present invention, the availability of electronic devices is improved by improving the monitoring function by freely setting the combination of monitored signals and designation of output control signals. This has a significant industrial effect.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明一実施例のブロフク図、第2図は出力制
御信号の指定例を示す図である。 図において、 10は記憶装置、 11は読出しアドレスレジスタ、 18は読出しデータレジスタを示す。 茶 1 目 1に 茅 2 相
FIG. 1 is a block diagram of an embodiment of the present invention, and FIG. 2 is a diagram showing an example of specifying an output control signal. In the figure, 10 is a storage device, 11 is a read address register, and 18 is a read data register. Brown 1 eye 1 grass 2 colors

Claims (1)

【特許請求の範囲】[Claims] 電子装置の動作状態の監視に際し、記憶装置、上記電子
装置内の被監視信号によってアドレス信号を構成する手
段、上記記憶装置の、該アドレス信号によって指定され
る位置の記憶内容を読み出す手段、及び該記憶内容によ
って制御信号を発生ずる手段を有することを特徴とする
状態監視制御方式。
When monitoring the operating state of an electronic device, a storage device, a means for configuring an address signal based on a monitored signal in the electronic device, a means for reading the stored contents of a position specified by the address signal in the storage device, and A state monitoring control system characterized by having means for generating a control signal depending on stored contents.
JP59109916A 1984-05-30 1984-05-30 State supervisory controlling system Pending JPS60252963A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59109916A JPS60252963A (en) 1984-05-30 1984-05-30 State supervisory controlling system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59109916A JPS60252963A (en) 1984-05-30 1984-05-30 State supervisory controlling system

Publications (1)

Publication Number Publication Date
JPS60252963A true JPS60252963A (en) 1985-12-13

Family

ID=14522386

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59109916A Pending JPS60252963A (en) 1984-05-30 1984-05-30 State supervisory controlling system

Country Status (1)

Country Link
JP (1) JPS60252963A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01238499A (en) * 1988-03-17 1989-09-22 Toshiba Corp Excitation controller

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01238499A (en) * 1988-03-17 1989-09-22 Toshiba Corp Excitation controller

Similar Documents

Publication Publication Date Title
US3611311A (en) Interface apparatus
US3334334A (en) Signal change detector for process control computer
JPS60252963A (en) State supervisory controlling system
KR20000016777A (en) Data loading process
JPS6232510A (en) Abnormality diagnostic device for sequencer
JPH01140350A (en) Circuit for detecting runway of program in microcomputer
EP0436019A1 (en) Signal trace control system for pmc
JPH01154257A (en) Mutual monitor processing system
SU1004975A1 (en) Program control device
SU1721587A1 (en) Logical concurrent programmable controller
JP3339398B2 (en) Integrated circuit internal signal monitoring device
SU1462325A1 (en) Device for monitoring the succession of performance of program modules
JPH04359326A (en) History information recording system
JP3290221B2 (en) Distributed hierarchical data processing system
JPS62166449A (en) History storage device for logical unit
SU935878A1 (en) Device for winding machine program control
JPH11338712A (en) Interruption sequence saving circuit
SU1672415A1 (en) Clock period pattern-based automatic control and debugging system
KR200293236Y1 (en) Watchdog Timer Apparatus
JPH01169642A (en) Runaway detecting circuit
JPS62109141A (en) Debugging device for microprocessor system
JPH01250149A (en) State information memory device
JPS60235252A (en) Status log storage device
JPS605017B2 (en) Abnormality diagnosis method
JPH05236641A (en) Malfunction diagnosing apparatus for plant