JPS60252958A - 論理回路の試験方式 - Google Patents

論理回路の試験方式

Info

Publication number
JPS60252958A
JPS60252958A JP59109936A JP10993684A JPS60252958A JP S60252958 A JPS60252958 A JP S60252958A JP 59109936 A JP59109936 A JP 59109936A JP 10993684 A JP10993684 A JP 10993684A JP S60252958 A JPS60252958 A JP S60252958A
Authority
JP
Japan
Prior art keywords
data
input
output
scan
test
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59109936A
Other languages
English (en)
Japanese (ja)
Other versions
JPS64730B2 (enrdf_load_stackoverflow
Inventor
Tsuguhito Serizawa
芹沢　亜人
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59109936A priority Critical patent/JPS60252958A/ja
Publication of JPS60252958A publication Critical patent/JPS60252958A/ja
Publication of JPS64730B2 publication Critical patent/JPS64730B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP59109936A 1984-05-30 1984-05-30 論理回路の試験方式 Granted JPS60252958A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59109936A JPS60252958A (ja) 1984-05-30 1984-05-30 論理回路の試験方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59109936A JPS60252958A (ja) 1984-05-30 1984-05-30 論理回路の試験方式

Publications (2)

Publication Number Publication Date
JPS60252958A true JPS60252958A (ja) 1985-12-13
JPS64730B2 JPS64730B2 (enrdf_load_stackoverflow) 1989-01-09

Family

ID=14522860

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59109936A Granted JPS60252958A (ja) 1984-05-30 1984-05-30 論理回路の試験方式

Country Status (1)

Country Link
JP (1) JPS60252958A (enrdf_load_stackoverflow)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6675333B1 (en) 1990-03-30 2004-01-06 Texas Instruments Incorporated Integrated circuit with serial I/O controller
US6898544B2 (en) 1988-09-07 2005-05-24 Texas Instruments Incorporated Instruction register and access port gated clock for scan cells
US6959408B2 (en) 1989-06-30 2005-10-25 Texas Instruments Incorporated IC with serial scan path, protocol memory, and event circuit
US6975980B2 (en) 1998-02-18 2005-12-13 Texas Instruments Incorporated Hierarchical linking module connection to access ports of embedded cores
US7058862B2 (en) 2000-05-26 2006-06-06 Texas Instruments Incorporated Selecting different 1149.1 TAP domains from update-IR state

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6898544B2 (en) 1988-09-07 2005-05-24 Texas Instruments Incorporated Instruction register and access port gated clock for scan cells
US6959408B2 (en) 1989-06-30 2005-10-25 Texas Instruments Incorporated IC with serial scan path, protocol memory, and event circuit
US6990620B2 (en) 1989-06-30 2006-01-24 Texas Instruments Incorporated Scanning a protocol signal into an IC for performing a circuit operation
US6996761B2 (en) 1989-06-30 2006-02-07 Texas Instruments Incorporated IC with protocol selection memory coupled to serial scan path
US7058871B2 (en) 1989-06-30 2006-06-06 Texas Instruments Incorporated Circuit with expected data memory coupled to serial input lead
US6675333B1 (en) 1990-03-30 2004-01-06 Texas Instruments Incorporated Integrated circuit with serial I/O controller
US6975980B2 (en) 1998-02-18 2005-12-13 Texas Instruments Incorporated Hierarchical linking module connection to access ports of embedded cores
US7058862B2 (en) 2000-05-26 2006-06-06 Texas Instruments Incorporated Selecting different 1149.1 TAP domains from update-IR state

Also Published As

Publication number Publication date
JPS64730B2 (enrdf_load_stackoverflow) 1989-01-09

Similar Documents

Publication Publication Date Title
US4488259A (en) On chip monitor
US6861866B2 (en) System on chip (SOC) and method of testing and/or debugging the system on chip
EP0095928A2 (en) Pipeline processing apparatus having a test function
JPH07107916B2 (ja) 超大規模集積回路
US6055656A (en) Control register bus access through a standardized test access port
JPH0223891B2 (enrdf_load_stackoverflow)
JPS60252958A (ja) 論理回路の試験方式
US5379308A (en) Apparatus for a bus-based integrated circuit test architecture
US5610927A (en) Integrated circuit control
US6816983B2 (en) Microprocessor internally provided with test circuit
US6463562B1 (en) Semiconductor device including macros and its testing method
US20050028059A1 (en) Processor interface for test access port
JP3094983B2 (ja) システムロジックのテスト回路およびテスト方法
JPH08292237A (ja) ２進データ出力インタフェース
US20040064763A1 (en) Apparatus and method for a trace system on a chip having multiple processing units
US4462029A (en) Command bus
JPH0444136A (ja) メモリアクセス制御装置
JP2943167B2 (ja) Ｉｃ，ボード等のテスター
JPH02112777A (ja) 半導体集積回路
JPH117800A (ja) 半導体装置及びそのモニタバーンイン方法
KR20080039702A (ko) 시스템온칩 및 그 테스트 방법
JPH03118652A (ja) 集積回路の制御信号切換装置
JPS6086630A (ja) アドレススキヤン方式
JPH11339497A (ja) 電子回路の試験装置
JPS6363929B2 (enrdf_load_stackoverflow)