JPS60251562A - デ−タ抜出回路 - Google Patents
デ−タ抜出回路Info
- Publication number
- JPS60251562A JPS60251562A JP59107346A JP10734684A JPS60251562A JP S60251562 A JPS60251562 A JP S60251562A JP 59107346 A JP59107346 A JP 59107346A JP 10734684 A JP10734684 A JP 10734684A JP S60251562 A JPS60251562 A JP S60251562A
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- output
- signal
- circuit
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000005070 sampling Methods 0.000 title abstract description 8
- 238000013075 data extraction Methods 0.000 claims description 4
- 230000000630 rising effect Effects 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 description 9
- 238000006243 chemical reaction Methods 0.000 description 6
- 101100204059 Caenorhabditis elegans trap-2 gene Proteins 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59107346A JPS60251562A (ja) | 1984-05-25 | 1984-05-25 | デ−タ抜出回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59107346A JPS60251562A (ja) | 1984-05-25 | 1984-05-25 | デ−タ抜出回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60251562A true JPS60251562A (ja) | 1985-12-12 |
JPH048862B2 JPH048862B2 (enrdf_load_stackoverflow) | 1992-02-18 |
Family
ID=14456720
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59107346A Granted JPS60251562A (ja) | 1984-05-25 | 1984-05-25 | デ−タ抜出回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60251562A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01135120A (ja) * | 1987-11-20 | 1989-05-26 | Mitsubishi Electric Corp | Pll用入力波形整形回路 |
-
1984
- 1984-05-25 JP JP59107346A patent/JPS60251562A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01135120A (ja) * | 1987-11-20 | 1989-05-26 | Mitsubishi Electric Corp | Pll用入力波形整形回路 |
Also Published As
Publication number | Publication date |
---|---|
JPH048862B2 (enrdf_load_stackoverflow) | 1992-02-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3986125A (en) | Phase detector having a 360 linear range for periodic and aperiodic input pulse streams | |
KR930018869A (ko) | 클럭 신호를 동적으로 발생하는 회로 및 방법 | |
JPH10503342A (ja) | フェーズロックループ、該フェーズロックループ用位相比較器、及び該フェーズロックループを含む再生装置 | |
US4390801A (en) | Circuit for reproducing a clock signal | |
JPS60251562A (ja) | デ−タ抜出回路 | |
JP3357208B2 (ja) | 同期信号発生装置 | |
GB1519933A (en) | Digital phase comparison apparatus | |
US4558457A (en) | Counter circuit having improved output response | |
FR2321219A1 (fr) | Discriminateur de signaux vocaux et de signaux numeriques | |
US3594655A (en) | Clock signal generator using a sawtooth oscillator whose frequency is controlled in discrete steps | |
JP2792054B2 (ja) | クロック抽出回路 | |
JPS6212521B2 (enrdf_load_stackoverflow) | ||
JP3945389B2 (ja) | 時間電圧変換器及び方法 | |
JP2966666B2 (ja) | 復調装置 | |
US3473163A (en) | Clock track recorder | |
JPS6285513A (ja) | スライスレベル自動設定回路 | |
JP3160907B2 (ja) | 位相同期回路 | |
KR940006400Y1 (ko) | 광디스크 재생장치의 브레이크 제어 회로 | |
JPS58159028A (ja) | サンプリングパルス発生回路 | |
JPS55117365A (en) | N-phase phase error detector | |
JPH1166758A (ja) | Pll回路及び記録担体の再生装置 | |
JP2613394B2 (ja) | データ受信回路 | |
JPS585533B2 (ja) | トラッキング・オシレ−タ | |
JPH02166858A (ja) | 波形整形回路 | |
JPS6239756B2 (enrdf_load_stackoverflow) |