JPS60241331A - ＭＯＤ（２ｎ−１）の加算回路 - Google Patents

ＭＯＤ（２ｎ−１）の加算回路

Info

Publication number
JPS60241331A
JPS60241331A JP59097975A JP9797584A JPS60241331A JP S60241331 A JPS60241331 A JP S60241331A JP 59097975 A JP59097975 A JP 59097975A JP 9797584 A JP9797584 A JP 9797584A JP S60241331 A JPS60241331 A JP S60241331A
Authority
JP
Japan
Prior art keywords
adder
mod
carry
output
selector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59097975A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0137049B2 (enExample
Inventor
Junichi Kubo
順一 久保
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP59097975A priority Critical patent/JPS60241331A/ja
Publication of JPS60241331A publication Critical patent/JPS60241331A/ja
Publication of JPH0137049B2 publication Critical patent/JPH0137049B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Detection And Correction Of Errors (AREA)
  • Error Detection And Correction (AREA)
JP59097975A 1984-05-16 1984-05-16 ＭＯＤ（２ｎ−１）の加算回路 Granted JPS60241331A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59097975A JPS60241331A (ja) 1984-05-16 1984-05-16 ＭＯＤ（２ｎ−１）の加算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59097975A JPS60241331A (ja) 1984-05-16 1984-05-16 ＭＯＤ（２ｎ−１）の加算回路

Publications (2)

Publication Number Publication Date
JPS60241331A true JPS60241331A (ja) 1985-11-30
JPH0137049B2 JPH0137049B2 (enExample) 1989-08-03

Family

ID=14206662

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59097975A Granted JPS60241331A (ja) 1984-05-16 1984-05-16 ＭＯＤ（２ｎ−１）の加算回路

Country Status (1)

Country Link
JP (1) JPS60241331A (enExample)

Also Published As

Publication number Publication date
JPH0137049B2 (enExample) 1989-08-03

Similar Documents

Publication Publication Date Title
EP0328063B1 (en) Absolute value calculating circuit having a single adder
US4761760A (en) Digital adder-subtracter with tentative result correction circuit
JP3487903B2 (ja) 演算装置及び演算方法
US5957996A (en) Digital data comparator and microprocessor
JPH0573269A (ja) 加算器
JPH0317132B2 (enExample)
JPH03135627A (ja) ファジイ演算装置
JPS60241331A (ja) ＭＯＤ（２ｎ−１）の加算回路
JPH0464091B2 (enExample)
JPH07118654B2 (ja) 算術演算装置
JPH0519170B2 (enExample)
KR100241071B1 (ko) 합과 합+1을 병렬로 생성하는 가산기
Timarchi et al. A unified addition structure for moduli set {2 n− 1, 2 n, 2 n+ 1} based on a novel RNS representation
JPH06301711A (ja) 高速アダマール変換器
JPS60241333A (ja) ＭＯＤ（２↑ｎ−１）の加算回路
KR100196520B1 (ko) 면적 개선을 위한 2의보수 변환 장치
JPH0362125A (ja) 加算回路
JP2782827B2 (ja) 比較演算回路
SU690479A1 (ru) Одноразр дный дес тичный сумматор
SU758153A1 (ru) Устройство для деления двоичных чисел на три 1 !
JP2001188468A (ja) ガロア体上の元の除算演算方法および除算演算回路
KR200326695Y1 (ko) 디지털 프로세서
JPH01276227A (ja) ディジタル四捨五入回路
JPH02178833A (ja) 異なるビット長のデータを加算する加算器
JPH04246722A (ja) 加減算器

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term