JPS60204145A - デ−タ中継方式 - Google Patents
デ−タ中継方式Info
- Publication number
- JPS60204145A JPS60204145A JP5955184A JP5955184A JPS60204145A JP S60204145 A JPS60204145 A JP S60204145A JP 5955184 A JP5955184 A JP 5955184A JP 5955184 A JP5955184 A JP 5955184A JP S60204145 A JPS60204145 A JP S60204145A
- Authority
- JP
- Japan
- Prior art keywords
- data
- buffer memory
- time
- relayed
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims description 6
- 230000005540 biological transmission Effects 0.000 abstract description 14
- 238000001514 detection method Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 3
- 230000003111 delayed effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 101100172132 Mus musculus Eif3a gene Proteins 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Small-Scale Networks (AREA)
- Dc Digital Transmission (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5955184A JPS60204145A (ja) | 1984-03-29 | 1984-03-29 | デ−タ中継方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5955184A JPS60204145A (ja) | 1984-03-29 | 1984-03-29 | デ−タ中継方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60204145A true JPS60204145A (ja) | 1985-10-15 |
JPH037298B2 JPH037298B2 (enrdf_load_stackoverflow) | 1991-02-01 |
Family
ID=13116499
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5955184A Granted JPS60204145A (ja) | 1984-03-29 | 1984-03-29 | デ−タ中継方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60204145A (enrdf_load_stackoverflow) |
-
1984
- 1984-03-29 JP JP5955184A patent/JPS60204145A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH037298B2 (enrdf_load_stackoverflow) | 1991-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6214546A (ja) | 準同期バツフア制御方式 | |
US4215348A (en) | Method of and system for synchronizing data reception and retransmission aboard communication satellite | |
JPS60204145A (ja) | デ−タ中継方式 | |
JPH04137935A (ja) | クロック生成装置とデータ送受信装置及びその方法 | |
JPH05300113A (ja) | シェルフ構成におけるカード間通信方式 | |
JPH0793615B2 (ja) | 同期化回路 | |
US5233608A (en) | Method of and a device for receiving data packet form | |
JPS6144426B2 (enrdf_load_stackoverflow) | ||
JP3246096B2 (ja) | ディジタル機器の自己診断装置 | |
CA1309503C (en) | Selective receiver for each processor in a multiple processor system | |
SU1201858A1 (ru) | Устройство дл передачи и приема информации | |
JPH023345B2 (enrdf_load_stackoverflow) | ||
JPS6220450A (ja) | バツフアメモリ制御方式 | |
JPS583615B2 (ja) | シンゴウノ ジユジユホウシキ | |
JPS59100651A (ja) | ル−プバスによるハンドシエイク伝送方式 | |
JPS63200639A (ja) | フレ−ムアライナ | |
JPH01240963A (ja) | プロセッサ間通信装置 | |
JPS63100844A (ja) | ル−プ伝送方式におけるビツト同期装置 | |
JPS63316950A (ja) | デ−タ通信方式 | |
JPS58221535A (ja) | シリアルデ−タ伝送装置 | |
JPS61108242A (ja) | デ−タ転送制御方式 | |
JPS5994124A (ja) | 情報伝送システム | |
JPH0430616B2 (enrdf_load_stackoverflow) | ||
JPS6331244A (ja) | ル−プ伝送装置 | |
JPS601953A (ja) | ポ−リング方式遠方監視制御装置 |