JPS6019256A - メモリ領域管理方式 - Google Patents

メモリ領域管理方式

Info

Publication number
JPS6019256A
JPS6019256A JP58127362A JP12736283A JPS6019256A JP S6019256 A JPS6019256 A JP S6019256A JP 58127362 A JP58127362 A JP 58127362A JP 12736283 A JP12736283 A JP 12736283A JP S6019256 A JPS6019256 A JP S6019256A
Authority
JP
Japan
Prior art keywords
unit
area
type
address
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58127362A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0376502B2 (enExample
Inventor
Yoshifumi Takahashi
高橋　善文
Shigeru Oe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58127362A priority Critical patent/JPS6019256A/ja
Publication of JPS6019256A publication Critical patent/JPS6019256A/ja
Publication of JPH0376502B2 publication Critical patent/JPH0376502B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP58127362A 1983-07-13 1983-07-13 メモリ領域管理方式 Granted JPS6019256A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58127362A JPS6019256A (ja) 1983-07-13 1983-07-13 メモリ領域管理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58127362A JPS6019256A (ja) 1983-07-13 1983-07-13 メモリ領域管理方式

Publications (2)

Publication Number Publication Date
JPS6019256A true JPS6019256A (ja) 1985-01-31
JPH0376502B2 JPH0376502B2 (enExample) 1991-12-05

Family

ID=14958074

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58127362A Granted JPS6019256A (ja) 1983-07-13 1983-07-13 メモリ領域管理方式

Country Status (1)

Country Link
JP (1) JPS6019256A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6453243A (en) * 1987-08-24 1989-03-01 Fujitsu Ltd Advance acquisition processing system for page

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57168359A (en) * 1981-04-08 1982-10-16 Hitachi Ltd Data processing system
JPS5835656A (ja) * 1981-08-27 1983-03-02 Fujitsu Ltd セル管理制御方式

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57168359A (en) * 1981-04-08 1982-10-16 Hitachi Ltd Data processing system
JPS5835656A (ja) * 1981-08-27 1983-03-02 Fujitsu Ltd セル管理制御方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6453243A (en) * 1987-08-24 1989-03-01 Fujitsu Ltd Advance acquisition processing system for page

Also Published As

Publication number Publication date
JPH0376502B2 (enExample) 1991-12-05

Similar Documents

Publication Publication Date Title
US8738890B2 (en) Coupled symbiotic operating system
US9405472B2 (en) Tracking ownership of memory in a data processing system through use of a memory monitor
JPS6019256A (ja) メモリ領域管理方式
EP0430500A2 (en) System and method for atomic access to an input/output device with direct memory access
JPH04373026A (ja) プログラム中断方法
JPS6049352B2 (ja) デ−タ処理装置
JPS60163134A (ja) 仮想計算機システム
JPS60134351A (ja) 待行列の登録および誤動作検出方式
JP2990609B2 (ja) 計算機システム
JPS5873099A (ja) デ−タ処理装置
JP3060481B2 (ja) セグメントのロールイン／ロールアウト方式
JP2969776B2 (ja) データ識別方式
JP2528394B2 (ja) 演算制御装置
JP3085309B2 (ja) デバッグシステム
JP2914237B2 (ja) 管理オブジェクトの属性読出し装置
JP2718676B2 (ja) 仮想記憶ダンプ処理方法
JPH03255547A (ja) メモリダンプ出力方式
JPH05210505A (ja) トランザクション処理装置
JPS5857699A (ja) メモリ・プ−ルのアクセス制御方式
JPH0414161A (ja) トランザクション処理システム
JPS60178549A (ja) メモリ装置へのデ−タ登録方式
JPH03182945A (ja) 主記憶内データ転送方式
JPH0318936A (ja) リカーシブ仮想計算機の入出力実行装置
JPS60176146A (ja) スタツクエリアオ−バ検出装置
JPH04160655A (ja) 例外検出方式