JPS60185991A - 表示回路 - Google Patents
表示回路Info
- Publication number
- JPS60185991A JPS60185991A JP59042645A JP4264584A JPS60185991A JP S60185991 A JPS60185991 A JP S60185991A JP 59042645 A JP59042645 A JP 59042645A JP 4264584 A JP4264584 A JP 4264584A JP S60185991 A JPS60185991 A JP S60185991A
- Authority
- JP
- Japan
- Prior art keywords
- display
- counter
- time
- horizontal
- period
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Controls And Circuits For Display Device (AREA)
- Television Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59042645A JPS60185991A (ja) | 1984-03-05 | 1984-03-05 | 表示回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59042645A JPS60185991A (ja) | 1984-03-05 | 1984-03-05 | 表示回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60185991A true JPS60185991A (ja) | 1985-09-21 |
| JPH051479B2 JPH051479B2 (enExample) | 1993-01-08 |
Family
ID=12641747
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59042645A Granted JPS60185991A (ja) | 1984-03-05 | 1984-03-05 | 表示回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60185991A (enExample) |
-
1984
- 1984-03-05 JP JP59042645A patent/JPS60185991A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH051479B2 (enExample) | 1993-01-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0908827B1 (en) | Memory interface device and memory address generation device | |
| JP2570344B2 (ja) | 画像表示装置 | |
| JPS63279293A (ja) | 画像表示装置 | |
| US5485217A (en) | Line tripler for NTSC/HDTV dual receiver | |
| JPS60185991A (ja) | 表示回路 | |
| JPS62254181A (ja) | 表示データ転送方法及びディスプレイシステム | |
| JPS63245084A (ja) | インタレ−ス画像デ−タ変換方式 | |
| JPH08214228A (ja) | 副画面水平圧縮回路 | |
| RU1795510C (ru) | Устройство дл отображени информации на экране электронно-лучевой трубки | |
| SU1182508A1 (ru) | Устройство дл отображени информации на экранах телевизионных приемников | |
| SU1499331A1 (ru) | Устройство дл отображени символьной информации на экране видеоконтрольного блока | |
| RU1783572C (ru) | Устройство дл вывода графической информации | |
| JPS61166278A (ja) | 2画面テレビ受信機 | |
| RU1783509C (ru) | Устройство дл ввода информации | |
| JP2710314B2 (ja) | 道路情報表示コントロールユニット | |
| JPH04493A (ja) | 情報機器の表示装置 | |
| JPS62251795A (ja) | カラ−液晶表示装置のインタ−フエ−ス回路 | |
| JPS62269197A (ja) | 液晶表示装置 | |
| JPS62251796A (ja) | 液晶表示装置のインタ−フエ−ス回路 | |
| JPH0345993A (ja) | 文字表示回路 | |
| JPS62145975A (ja) | 画像表示装置 | |
| JPH0831984B2 (ja) | ビデオエフエクト装置 | |
| JPS6269780A (ja) | 映像信号処理装置 | |
| JPS62100877A (ja) | メモリ装置 | |
| JPS59154487A (ja) | Crt表示装置のバツフアメモリ書込みタイミング制御方式 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |